Generic Description and Synthesis of LDPC Decoders

IEEE Transactions on Communications

Volumn 55, Issue 11, 2007, Pages 2084-2091

  Guilloud, Frédéric ^a   Tousch, Jacky ^b   Danger, Jean Luc ^a  

^a TELECOM PARISTECH   (France)

^b TurboConcept   (France)

Author keywords

Binary low density parity check (LDPC) codes; decoder implementation; iterative decoding; VLSI

Indexed keywords

EID: 85008064556     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCOMM.2007.908517     Document Type: Article

References (27)

1. R. Gallager, “Low-density parity-check codes,” IRE Trans. Inf. Theory, vol. 8, pp. 21–28, Jan. 1962
2. E. Boutillon, J. Castura, and F. Kschischang, “Decoder-first code design,” in Proc. 2nd Int. Symp. Turbo Codes Relat. Topics, Brest, France, Sep. 2000, pp. 459-462
3. F. Verdier and D. Declercq, “A LDPC parity check matrix construction for parallel hardware decoding,” in Proc. 3rd Int. Symp. Turbo Codes Relat. topics Sep. 1-5, 2003, pp. 235–238
4. F. Guilloud, “Generic architectures for LDPC codes decoding” Ph.D. dissertation, Telecom Paris, Paris, France, Jul. 2004
5. M. Mansour and N. Shanbhag, “Turbo decoder architectures for low-density parity-check codes,” in Proc. IEEE Global Telecommun. Conf. (GLOBECOM), Nov. 17-21, 2002, pp. 1383–1388
6. D. Hocevar, “A reduced complexity decoder architecture via layered decoding of LDPC codes,” in Proc. IEEE Workshop Signal Process. Syst. (SIPS 2004), Oct. 13-15, pp. 107–112
7. J. Zhang and M. Fossorier, “Shuffled belief propagation decoding,” in Conf. Rec. 36th Asilomar Conf. Signals, Syst. Comput., Nov. 3-6, 2002, pp. 8–15
8. J. Zhang and M. Fossorier, “Shuffled iterative decoding,” IEEE Trans. Commun., vol. 53, no. 2, pp. 209–213, Feb. 2005
9. T. Theocharides, G. Link, E. Swankoski, N. Vijaykrishnan, M. Irwin, and H. Schmit, “Evaluating alternative implementations for LDPC decoder check node function,” in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, Feb. 19-20, 2004, pp. 77–82
10. J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and X.-Y. Hu, “Reduced-complexity decoding of LDPC codes,” IEEE Trans. Commun., vol. 53, no. 8, pp. 1288–1298, Aug. 2005
11. D. MacKay and R. Neal, “Good codes based on very sparse matrices,” in Proc. 5th IMA Conference Cryprography Coding. Berlin, Germany: Springer, 1995, pp. 100–111
12. M. C. Davey and D. J. C. MacKay, “Low density parity check codes over GF(q),” IEEE Commun. Lett., vol. 2, no. 6, pp. 165–167, Jun. 1998
13. N. Wiberg, “Codes and decoding on general graphs” Ph.D. dissertation, Linkoping University, Linkoping, Sweden, 1996
14. Y. Mao and A. Banihashemi, “Decoding low-density parity-check codes with probabilistic scheduling,” IEEE Commun. Lett., vol. 5, no. 10, pp. 414–416, Oct. 2001
15. H. Kfir and I. Kanter, “Parallel versus sequential updating for belief propagation decoding,” Physica A, vol. 330, pp. 259–270, Dec. 2003
16. E. Boutillon, J. Tousch, and F. Guilloud, “LDPC decoder, corresponding method, system and computer program,” U.S. Patent pending, Dec. 2003
17. A. Martinez and M. Rovini, “Iterative decoders based on statistical multiplexing,” in Proc. 3rd Int. Symp. Turbo Codes Relat. topics, Sep. 1-5, 2003, pp. 423–426
18. M. Mansour and N. Shanbhag, “Low-power VLSI decoder architectures for LDPC codes,” in Proc. Int. Symp. Low Power Electron. Des., Aug. 12-14, 2002, pp. 284–289
19. A. Blanksby and C. Howland, “A 690-mw 1-gb/s 1024-b, rate-1/2 low-density parity-check code decoder,” J. Solid-State Circuits, vol. 37, pp. 404–412, Mar. 2002
20. E. Yeo, P. Pakzad, B. Nikolić, and V. Anantharam, “High throughput low-density parity-check decoder architectures,” in Proc. IEEE Global Telecommun. Conf. (GLOBECOM), Nov. 25-29, 2001, pp. 3019–3024
21. F. Guilloud, E. Boutillon, and J.-L. Danger, “λ-min decoding algorithm of regular and irregular LDPC codes,” in Proc. 3rd Int. Symp. Turbo Codes Relat. Topics, Sep. 1-5, 2003, pp. 1–4
22. Digital Video Broadcasting (DVB); Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications, ETSI EN 302 307 v 1.1.1, Mar. 2005
23. T. Zhang and K. K. Parhi, “An FPGA implementation of (3,6)-regular low-density parity-check code decoder,” EURASIP J. Appl. Signal Process., Special Issue Rapid Prototyping DSP Syst., vol. 2003, no. 6, pp. 530–542, May 2003
24. Y. Chen and D. Hocevar, “An FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder,” in Proc. IEEE Global Telecommun. Conf. (GLOBECOM), Dec. 1-5, 2003, pp. 113–117
25. M. Mansour and N. Shanbhag, “High-throughput LDPC decoders,” IEEE Trans. Very Large Scale Integr. Syst., vol. 11, no. 6, pp. 976–996, Dec. 2003
26. M. Fossorier, M. Mihaljević, and I. Imai, “Reduced complexity iterative decoding of low-density parity-check codes based on belief propagation,” IEEE Trans. Commun., vol. 47, no. 5, pp. 673–680, May 1999
27. C. Jones, E. Vallés, M. Smith, and J. Villasenor, “Approximate-min* constraint node updating for LDPC code decoding,” in Proc. IEEE Military Commun. Conf. (MILCOM), Oct. 13–16, 2003, pp. 157–162