-
1
-
-
0035246564
-
Factor graphs and the sum-product algorithm
-
Feb.
-
F. R. Kshischang, B. J. Frey, and H.-A. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Trans, on Info. Theory, vol. 47, pp. 498-519, Feb. 2001.
-
(2001)
IEEE Trans, on Info. Theory
, vol.47
, pp. 498-519
-
-
Kshischang, F.R.1
Frey, B.J.2
Loeliger, H.-A.3
-
3
-
-
0027297425
-
Near shannon limit error-correcting coding and decoding: Turbo codes
-
C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo Codes," in IEEE Int. Conf. on Communications, 1993, pp. 1064-1070.
-
(1993)
IEEE Int. Conf. on Communications
, pp. 1064-1070
-
-
Berrou, C.1
Glavieux, A.2
Thitimajshima, P.3
-
5
-
-
0016037512
-
Optimal decoding of linear codes for minimizing symbol error rate
-
Mar.
-
L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. on I.T., pp. 284-287, Mar. 1974.
-
(1974)
IEEE Trans. on I.T.
, pp. 284-287
-
-
Bahl, L.R.1
Cocke, J.2
Jelinek, F.3
Raviv, J.4
-
6
-
-
0036954180
-
Low-power VLSI decoder architectures for LDPC codes
-
Monterey, CA, Aug.
-
M. M. Mansour and N. R. Shanbhag, "Low-Power VLSI Decoder Architectures for LDPC Codes," in ISLPED 2002, Monterey, CA, Aug. 2002.
-
(2002)
ISLPED 2002
-
-
Mansour, M.M.1
Shanbhag, N.R.2
-
7
-
-
84890383723
-
Iterative decoding of generalized low-density parity-check codes
-
Aug.
-
M. Lentmaier and K. S. Zigangirov, "Iterative decoding of generalized low-density parity-check codes," in Proc. of ISIT 1998, Aug. 1998, p. 149.
-
(1998)
Proc. of ISIT 1998
, pp. 149
-
-
Lentmaier, M.1
Zigangirov, K.S.2
-
8
-
-
54249165637
-
Generalized low density (tanner) codes
-
Vancouver, June
-
J. Boutros, O. Pothier, and G. Zemor, "Generalized low density (tanner) codes," in Proceedings of ICC'99, Vancouver, June 1999, pp. 441-445.
-
(1999)
Proceedings of ICC'99
, pp. 441-445
-
-
Boutros, J.1
Pothier, O.2
Zemor, G.3
-
9
-
-
0035294983
-
VLSI architectures for iterative decoders in magnetic recording channels
-
Mar.
-
E. Yeo et al., "VLSI architectures for iterative decoders in magnetic recording channels," IEEE Trans. on Magnetics, vol. 37, no. 2, pp. 748-755, Mar. 2001.
-
(2001)
IEEE Trans. on Magnetics
, vol.37
, Issue.2
, pp. 748-755
-
-
Yeo, E.1
-
10
-
-
0035685606
-
High throughput low-desity parity-check decoder architectures
-
San Antonio, TX, N ov
-
E. Yeo et al., "High Throughput Low-Desity Parity-Check Decoder Architectures," in Proc. IEEE Globecom2001, San Antonio, TX,N ov 2001, pp. 3019-3024.
-
(2001)
Proc. IEEE Globecom 2001
, pp. 3019-3024
-
-
Yeo, E.1
-
11
-
-
0000051698
-
Trellis structure of codes
-
Elsevier Science Publishers, Amsterdam
-
A. Vardy, "Trellis structure of codes," in Handbook of Coding Theory, Elsevier Science Publishers, Amsterdam 1998.
-
(1998)
Handbook of Coding Theory
-
-
Vardy, A.1
|