Evaluating alternative implementations for LDPC decoder check node function

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design

Volumn , Issue , 2004, Pages 77-82

  Theocharides, T ^a   Link, G ^a   Swankoski, E ^a   Vijaykrishnan, N ^a   Irwin, M J ^a   Schmit, H ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL COMMUNICATION; CHECK NODES; LOW DENSITY PARITY CHECKS (LDPC);

COMPUTATIONAL METHODS; CONVERGENCE OF NUMERICAL METHODS; MATHEMATICAL TRANSFORMATIONS; PROBABILITY; ROM; TABLE LOOKUP;

DECODING;

EID: 4544266980     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2004.1339511     Document Type: Conference Paper

References (16)

1. C. Berrou, A. Glayieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," Proceedings of ICC 1993, Geneva, Switzerland, pp. 1064-1070, May 1993.
2. R. G. Gallager, Low Density Parity-Check Codes. MIT Press, Cambridge, MA, 1963.
3. R. Neal, "Software for LDPC Codes", http://www.cs.utoronto.ca/~radford/ldpc.software.html/, September 2003.
4. T. Zhang, K. Parhi, "VLSI Implementation Oriented (3,k)-Regular Low-Density Parity-check Codes", Proceedings of 2001 IEEE Workshop on Signal Processing Systems, pp. 25-36, Sept. 2001
5. W. L. Lee, A. K. M. Wu and L.I. Ping, "VLSI Parallel Architecture, of Low Density Parity Check Decoder for Turbo Codes", Proceedings of the 9th International Symposium on Integrated Circuits, Deyices and Systems (ISIC-2001), Vol 1, Nanyang Technological University, Singapore, 3-5 September 2001, pp 254-257:
6. A. Selvarathinam, G. Choi, K. Narayanan, A. Prabhakar and E. Kim, "A Massively Scalable Decoder Architecture for Low-Density Parity-Check Codes", ISCAS'2003, Bangkok, Thailand.
7. B. Levine, R. Taylor and H. Schmit "Implementation of sear Shannon Limit Error-Correction Codes Using Reconfigurable Hardware", Proceedings of the 2000 IEEE Symposium on Field-programmable Custom Computing Machines (FCCM), pp. 217-226, Napa, CA, April 17-19, 2000
8. M M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Transactions on VLSI Systems, 2002.
9. M. M. Mansour and N. R. Shanbhag. "Architecture-aware low-densitv parity-checkcodes," in IEEE International Symposium on Circuits and Systems (ISCAS), Bangkok, Thailand, May 2003.
10. M M. Mansour and N. R. Shanbhag, "Memory-efficient turbo decoder architectures for LDPC codes," in The IEEE Workshop on Signal Processing Systems 2002 (SIPS'02), San Diego, CA, Oct. 2002, pp. 159-164.
11. M. M. Mansour and N. R. Shanbhag, "Lpw-power VLSI decoder architectures for LDPC codes, in International Symposium on Low Power Electronics and Design (ISLPED), Monterey, CA, Aug. 2002, pp. 284-289.
12. E. Yeo, B. Nikolic, and V. Anantharam, Architectures and Implementations of Low-Density Parity Check Decoding Algorithms, IEEE International Midwest Symposium on Circuits and Systems, Aug 4-7, 2002.
13. C. Howland and A. Blanksby, "A 220mW 1Gb/s 1024-Bit Rate-1/2 Low Density Parity Check Code Decoder", Proceedings of the 2001 IEEE Custom Integrated Circuits Conference, San Diego, CA, May 2001, pp. 293-296
14. OKI Semiconductor, http://www.oki.com, September, 2003
15. E. M. Schwarz and M.J. Flynn, "Hardware Starting Approximation Method and its Application to the Square Root Approximation," IEEE Transactions on Computers, pp. 1356-1369, Dec. 1996
16. Y. Wan and C. L. Wey, "Efficient Algorithms for Binary Logarithmic Conversion and Addition," IEEE Proceedings on Computers and Digital Techniques, pp. 168- 172, May 1999