Demonstration of Convolution Kernel Operation on Resistive Cross-Point Array

IEEE Electron Device Letters

Volumn 37, Issue 7, 2016, Pages 870-873

  Gao, Ligang ^a   Chen, Pai Yu ^a   Yu, Shimeng ^a  

^a Arizona State University   (United States)

Author keywords

Convolution kernel; cross point array; neuromorphic computing; resistive memory

Indexed keywords

ALGORITHMS; NEURAL NETWORKS;

CONVOLUTION KERNEL; CONVOLUTIONAL NEURAL NETWORK; CROSS-POINT ARRAY; DIMENSIONAL REDUCTION; IMPLEMENTATION METHODOLOGY; MATRIX VECTOR MULTIPLICATION; NEUROMORPHIC COMPUTING; RESISTIVE MEMORY;

CONVOLUTION;

EID: 84977106973     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2016.2573140     Document Type: Article

References (18)

1. Y. LeCun, Y. Bengio, G. Hinton, "Deep learning," Nature, vol. 521, pp. 436-444, May 2015, doi: 10.1038/nature14539.
2. A. Krizhevsky, I. Sutskever, G. E. Hinton, "ImageNet classification with deep convolutional neural networks," in Proc. Adv. Neural Inf. Process. Syst. (NIPS), 2012, pp. 1097-1105.
3. L. Gao, I.-T. Wang, P.-Y. Chen, S. Vrudhula, J.-S. Seo, Y. Cao, T.-H. Hou, S. Yu, "Fully parallel write/read in resistive synaptic array for accelerating on-chip learning," Nanotechnology, vol. 26, p. 455204, Nov. 2015. [Online]. Available: http://dx.doi.org/10.1088/0957-4484/26/45/455204
4. H.-S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, M.-J. Tsai, "Metal-oxide RRAM," Proc. IEEE, vol. 100, no. 6, pp. 1951-1970, Jun. 2012, doi: 10.1109/JPROC.2012. 2190369.
5. J. J. Yang, D. B. Strukov, D. R. Stewart, "Memristive devices for computing," Nature Nanotechnol., vol. 8, pp. 13-24, Dec. 2013, doi: 10.1038/nnano.2012.240.
6. D. Garbin, E. Vianello, O. Bichler, Q. Rafhay, C. Gamrat, G. Ghibaudo, B. DeSalvo, L. Perniola, "HfO2-based OxRAM devices as synapses for convolutional neural networks," IEEE Trans. Electron Devices, vol. 62, no. 8, pp. 2494-2501, Aug. 2015, doi: 10.1109/TED.2015.2440102.
7. I.-T. Wang, Y.-C. Lin, Y.-F. Wang, C.-W. Hsu, T.-H. Hou, "3D synaptic architecture with ultralow sub-10 fJ energy per spike for neuromorphic computation," in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2014, pp. 28.5.1-28.5.4, doi: 10.1109/IEDM.2014.7047127.
8. B. Gao, Y. Bi, H.-Y. Chen, R. Liu, P. Huang, B. Chen, L. Liu, X. Liu, S. Yu, H.-S. P. Wong, J. Kang, "Ultra-low-energy three-dimensional oxide-based electronic synapses for implementation of robust highaccuracy neuromorphic computation systems," ACS Nano, vol. 8, no. 7, pp. 6998-7004, 2014, doi: 10.1021/nn501824r.
9. M. Hu, H. Li, Y. Chen, Q. Wu, G. S. Rose, R. W. Linderman, "Memristor crossbar-based neuromorphic computing system: A case study," IEEE Trans. Neural Netw. Learn. Syst., vol. 25, no. 10, pp. 1864-1878, Oct. 2014, doi: 10.1109/TNNLS.2013. 2296777.
10. M. Suri, V. Parmar, G. Sassine, F. Alibart, "OXRAM based ELM architecture for multi-class classification applications," in Proc. Int. Joint Conf. Neural Netw. (IJCNN), Killarney, Ireland, Jul. 2015, pp. 1-8, doi: 10.1109/IJCNN.2015.7280603.
11. D. Querlioz, O. Bichler, A. F. Vincent, C. Gamrat, "Bioinspired programming of memory devices for implementing an inference engine," Proc. IEEE, vol. 103, no. 8, pp. 1398-1416, Aug. 2015, doi: 10.1109/JPROC.2015.2437616.
12. K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, W. Lu, "A functional hybrid memristor crossbararray/CMOS system for data storage and neuromorphic applications," Nano Lett., vol. 12, no. 1, pp. 389-395, 2011, doi: 10.1021/nl203687n.
13. M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," Nature, vol. 521, pp. 61-64, May 2015, doi: 10.1038/nature14441.
14. S. Park, M. Chu, J. Kim, J. Noh, M. Jeon, B. H. Lee, H. Hwang, B. Lee, B.-G. Lee, "Electronic system with memristive synapses for pattern recognition," Sci. Rep., vol. 5, p. 10123, May 2015, doi: 10.1038/srep10123.
15. S. B. Eryilmaz, D. Kuzum, R. G. D. Jeyasingh, S. Kim, M. BrightSky, C. Lam, H.-S. P. Wong, "Experimental demonstration of arraylevel learning with phase change synaptic devices," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2013, pp. 25.5.1-25.5.4, doi: 10.1109/IEDM.2013.6724691.
16. S. Kim, M. Ishii, S. Lewis, T. Perri, M. Brightsky, W. Kim, R. Jordan, G. W. Burr, N. Sosa, A. Ray, J.-P. Han, C. Miller, K. Hosokawa, C. Lam, "NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning," in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2015, pp. 17.1.1-17.1.4, doi: 10.1109/IEDM.2015.7409716.
17. R. Fang, W. Chen, L. Gao, W. Yu, S. Yu, "Low-temperature characteristics of HfOx-based resistive random access memory," IEEE Electron Device Lett., vol. 36, no. 6, pp. 567-569, Jun. 2015, doi: 10.1109/LED.2015.2420665.
18. L. Gao, P.-Y. Chen, S. Yu, "Programming protocol optimization for analog weight tuning in resistive memories," IEEE Electron Device Lett., vol. 36, no. 11, pp. 1157-1159, Nov. 2015, doi: 10.1109/LED.2015.2481819.