Memristor crossbar-based neuromorphic computing system: A case study

IEEE Transactions on Neural Networks and Learning Systems

Volumn 25, Issue 10, 2014, Pages 1864-1878

  Hu, Miao ^a   Li, Hai ^a   Chen, Yiran ^a   Wu, Qing ^b   Rose, Garrett S ^b   Linderman, Richard W ^b  

^a University of Pittsburgh   (United States)

^b AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

Associative memory; brain state in a box (BSB); crossbar array; memristor; neuromorphic hardware

Indexed keywords

ASSOCIATIVE MEMORY; BRAIN-STATE-IN-A-BOX; CROSSBAR ARRAYS; MEMRISTOR; NEUROMORPHIC HARDWARES;

ARTIFICIAL NEURAL NETWORK; COMPUTER; COMPUTER SYSTEM; DATA STORAGE DEVICE; DEVICES; HUMAN; NANOTECHNOLOGY; PROCEDURES;

COMPUTER STORAGE DEVICES; COMPUTER SYSTEMS; COMPUTERS; HUMANS; NANOTECHNOLOGY; NEURAL NETWORKS (COMPUTER);

EID: 84907856811     PISSN: 2162237X     EISSN: 21622388     Source Type: Journal    
DOI: 10.1109/TNNLS.2013.2296777     Document Type: Article

References (36)

1. P. Camilleri, M. Giulioni, V. Dante, D. Badoni, G. Indiveri, B. Michaelis, et al., "A neuromorphic aVLSI network chip with configurable plastic synapses," in Proc. Int. Conf. HIS, Sep. 2007, pp. 296-301.
2. J. Partzsch and R. Schuffny, "Analyzing the scaling of connectivity in neuromorphic hardware and in models of neural networks," IEEE Trans. Neural Netw., vol. 22, no. 6, pp. 919-935, Jun. 2011.
3. M. Wang, B. Yan, J. Hu, and P. Li, "Simulation of large neuronal networks with biophysically accurate models on graphics processors," in Proc. IJCNN, Jul./Aug. 2011, pp. 3184-3193.
4. H. Shayani, P. Bentley, and A. Tyrrell, "Hardware implementation of a bio-plausible neuron model for evolution and growth of spiking neural networks on FPGA," in Proc. NASA/ESA Conf. Adapt. Hardw. Syst., Jun. 2008, pp. 236-243.
5. L. Chua, "Memristor-The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
6. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008.
7. Y. Ho, G. M. Huang, and P. Li, "Nonvolatile memristor memory: Device characteristics and design implications," in Proc. IEEE/ACM ICCAD, Nov. 2009, pp. 485-490.
8. M. Di Ventra, Y. V. Pershin, and L. O. Chua, "Circuit elements with memory: Memristors, memcapacitors, and meminductors," Proc. IEEE, vol. 97, no. 10, pp. 1717-1724, Oct. 2009.
9. L. Chua, "Resistance switching memories are memristors," Appl. Phys. A, Mater. Sci. Process., vol. 102, no. 4, pp. 765-783, Mar. 2011.
10. Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, et al., "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," Nano Lett., vol. 9, no. 10, pp. 3640-3645, Sep. 2009.
11. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
12. J. Anderson, J. Silverstein, S. Ritz, and R. Jones, "Distinctive features, categorical perception, and probability learning: Some applications of a neural model," Psychol. Rev., vol. 84, no. 5, pp. 413-451, 1977.
13. E. M. H. Hassoun, Associative Neural Memories: Theory and Implementation. London, U.K.: Oxford Univ. Press, 1993, ch. 4.
14. A. Schultz, "Collective recall via the brain-state-in-a-box network," IEEE Trans. Neural Netw., vol. 4, no. 4, pp. 580-587, Jul. 1993.
15. Q. Wu, M. Bishop, R. Pino, R. Linderman, and Q. Qiu, "A multianswer character recognition method and its implementation on a highperformance computing cluster," in Proc. 3rd Int. Conf. Future Comput. Technol. Appl., 2011, pp. 7-13.
16. M. Hu, H. Li, Y. Chen, X. Wang, and R. Pino, "Geometry variations analysis of TiO2 thin-film and spintronic memristors," in Proc. ASPDAC, Jan. 2011, pp. 25-30.
17. M. Hu, H. Li, Q. Wu, and G. S. Rose, "Hardware realization of BSB recall function using memristor crossbar arrays," in Proc. 49th ACM/EDAC/IEEE DAC, Jun. 2012, pp. 498-503.
18. W. E. Lillo, D. C. Miller, S. Hui, and S. H. Zak, "Synthesis of brainstate- in-a-box (BSB) based associative memories," IEEE Trans. Neural Netw., vol. 5, no. 5, pp. 730-737, Sep. 1994.
19. R. Perfetti, "A synthesis procedure for brain-state-in-a-box neural networks," IEEE Trans. Neural Netw., vol. 6, no. 5, pp. 1071-1080, Sep. 1995.
20. Y. Park, "Optimal and robust design of brain-state-in-a-box neural associative memories," IEEE Trans. Neural Netw., vol. 23, no. 2, pp. 210-218, Mar. 2010.
21. Y. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
22. U. Ramacher and C. V. D. Malsburg, On the Construction of Artificial Brains. New York, NY, USA: Springer-Verlag, 2010.
23. T. Hasegawa, T. Ohno, K. Terabe, T. Tsuruoka, T. Nakayama, J. K. Gimzewski, et al., "Learning abilites achieved by a single solidstate atomic switch," Adv. Mater., vol. 22, no. 16, pp. 1831-1834, Apr. 2010.
24. K. Cantley, A. Subramaniam, H. Stiegler, R. Chapman, and E. Vogel, "Hebbian learning in spiking neural networks with nano-crystalline silicon TFTs and memristive synapses," IEEE Trans. Nanotechnol., vol. 10, no. 5, pp. 1066-1073, Sep. 2011.
25. G. Howard, E. Gale, L. Bull, B. de Lacy Costello, and A. Adamatzky, "Towards evolving spiking networks with memristive synapses," in Proc. IEEE Symp. Artif. Life, Apr. 2011, pp. 14-21.
26. D. Chabi, W. Zhao, D. Querlioz, and J. O. Klein, "Robust neural logic block (NLB) based on memristor crossbar array," in Proc. IEEE/ACM Int. Symp. Nanosc. Archit., Jun. 2011, pp. 137-143.
27. H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Neural synaptic weighting with a pulse-based memristor circuit," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 148-158, Jan. 2012.
28. H. Choi, H. Jung, J. Lee, J. Yoon, J. Park, D.-J. Seong, et al., "An electrically modifiable synapse array of resistive switching memory," Nanotechnology, vol. 20, no. 34, p. 345201, 2009.
29. A. Heittmann and T. G. Noll, "Limits of writing multivalued resistances in passive nano-electronic crossbars used in neuromorphic circuits," in Proc. ACM GLSVLSI, 2012, pp. 227-232.
30. K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, et al., "A functional hybrid memristor crossbararray/ CMOS system for data storage and neuromorphic applications," Nano Lett., vol. 12, no. 1, pp. 389-395, 2012.
31. J. J. Yang, M.-X. Zhang, M. D. Pickett, F. Miao, J. P. Strachan, W.-D. Li, et al., "Engineering nonlinearity into memristors for passive crossbar applications," Appl. Phys. Lett., vol. 100, no. 11, pp. 113501-1-113501-4, Mar. 2012.
32. G. Medeiros-Ribeiro, F. Perner, R. Carter, H. Abdalla, M. D. Pickett, and R. S. Williams, "Lognormal switching times for titanium dioxide bipolar memristors: Origin and resolution," Nanotechnology, vol. 22, no. 9, p. 095702, 2011.
33. W. Yi, F. Perner, M. S. Qureshi, H. Abdalla, M. D. Pickett, J. J. Yang, et al., "Feedback write scheme for memristive switching devices," Appl. Phys. A, vol. 102, no. 4, pp. 973-982, Mar. 2011.
34. Richard A. Epstein, The Theory of Gambling and Statistical Logic. New York, NY, USA: Academic, 2012.
35. Q. Qiu, Q. Wu, M. Bishop, R. Pino, and R. W. Linderman, "A parallel neuromorphic text recognition system and its implementation on a heterogeneous high performance computing cluster," IEEE Trans. Comput., vol. 62, no. 5, pp. 886-899, May 2013.
36. Q. Qiu, Q. Wu, and R. Linderman, "Unified perception-prediction model for context aware text recognition on a heterogeneous many-core platform," in Proc. IJCNN, Jul./Aug. 2011, pp. 1714-1721.