Smart detector cell: A scalable all-spin circuit for low power non-boolean pattern recognition

IEEE Transactions on Nanotechnology

Volumn 15, Issue 3, 2016, Pages 356-366

  Aghasi, Hamidreza ^a   Iraei, Rouhollah Mousavi ^b   Naeemi, Azad ^b   Afshari, Ehsan ^a  

^a School of Chemical and Molecular Engineering   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

computation; Hardware; non Boolean; pattern recognition; spin

Indexed keywords

CALCULATIONS; COMPUTATION THEORY; COMPUTER HARDWARE; LOW POWER ELECTRONICS; RECONFIGURABLE HARDWARE;

DIFFERENT STAGES; EFFICIENT COMPUTATION; LOGIC COMPARATOR; LOWER-POWER CONSUMPTION; NON-BOOLEAN; OPERATIONAL VOLTAGE; SMART DETECTORS; SPIN;

PATTERN RECOGNITION;

EID: 84969535728     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2016.2530779     Document Type: Article

References (31)

1. S. Wold. "Pattern recognition by means of disjoint principal components models". Pattern Recog., vol. 8, no. 3, pp. 127-139, 1976
2. J. Flusser, and T. Suk. "Pattern recognition by affine moment invariants". Pattern Recog., vol. 26, no. 1, pp. 167-174, 1993
3. D. H. Ballard. "Generalizing the Hough transform to detect arbitrary shapes". Pattern Recog., vol. 13, no. 2, pp. 111-122, 1981
4. R. W. Hlzel, and K. Krischer. "Pattern recognition with simple oscillating circuits". New J. Phys., vol. 13, no. 7, p. 073031, 2011
5. J. S. Seo, B. Brezzo, Y. Liu, B. D. Parker, S. K. Esser, R. K. Montoye, and D. J. Friedman. "A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons". in Proc. IEEE Custom Integr. Circuits Conf., 2011, pp. 1-4
6. M. Koyanagi, Y. Nakagawa, K.W. Lee, T. Nakamura, Y. Yamada, K. Inamura, and H. Kurino. "Neuromorphic vision chip fabricated using threedimensional integration technology". in Proc. IEEE Solid-State Circuits Conf., 2001, pp. 270-271
7. S. P. Levitan, Y. Fang, D. H. Dash, T. Shibata, D. E. Nikonov, and G. I. Bourianoff. "Non-Boolean associative architectures based on nanooscillators". in Proc. IEEE 13th Int. Workshop Cellular Nanoscale Netw. Appl., 2012, pp. 1-6
8. M. Ishikawa, K. Ogawa, T. Komuro, and I. Ishii. "A CMOS vision chip with SIMD processing element array for 1 ms image processing". in Proc. IEEE Solid-State Circuits Conf., 1999, pp. 206-207
9. J. Liu, and M. Brooke. "Fully parallel on-chip learning hardware neural network for real-time control". in Proc. IEEE Int. Symp. Circuits Syst., 1999, vol. 5, pp. 371-374
10. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu. "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions". Appl. Phys. Exp., vol. 1, no. 9, p. 091301, 2008
11. D. E. Nikonov, and I. Young. "Overview of beyond-CMOS devices, and a uniform methodology for their benchmarking". Proc. IEEE, vol. 101, no. 12, pp. 2498-2533, Dec. 2013
12. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy "Spin-based neuron model with domain-wall magnets as synapse". IEEE Trans. Nanotechnol., vol. 11, no. 4, pp. 843-853, Jul. 2012
13. V. Q. Diep, B. Sutton, B. Behin-Aein, and S. Datta. "Spin switches for compact implementation of neuron, and synapse". Appl. Phys. Lett., vol. 104, no. 22, p. 222405, 2014
14. S. Datta, S. Salahuddin, and B. Behin-Aein. "Non-volatile spin switch for Boolean, and non-Boolean logic". Appl. Phys. Lett., vol. 101.25, p. 252411, 2012
15. L. Su, W. Zhao, Y. Zhang, D. Querlioz, Y. Zhang, J. Klein, P. Dollfus, and A. Bournel. "Proposal for a graphene-based all-spin logic gate". Appl. Phys. Lett., vol. 106, no. 7, p. 072407, 2015
16. B. Behin-Ain, D. Datta, S. Salahuddin, and S. Datta. "Proposal for an all-spin logic device with built-in memory". Nature Nanotechnol., vol. 5, no. 4, pp. 266-270, 2010
17. C. Augustine, G. Panagopoulos, B. Behin-Ain, S. Srinivasan, A. Sarkar, and K. Roy. "Low-power functionality enhanced computation architecture using spin-based devices". in Proc. IEEE/ACM Int. Symp. Nanoscale Archit., 2011, pp. 129-136
18. C. Augustine, F. Xuanyao, B. Behin-Aein, and K. Roy. "Ultra-low power nanomagnet-based computing: A system-level perspective". IEEE Trans. Nanotechnol., vol. 10, no. 4, pp. 778-788, Jul. 2011
19. P. Bonhomme, S. Manipatruni, R. M. Iraei, S. Rakheja, S.-C. Chang, D. E. Nikonov, I. A. Young, and A. Naeemi. "Circuit simulation of magnetization dynamics, and spin transport". IEEE Trans. Electron Devices, vol. 61, no. 5, pp. 1553-1560, May 2014.
20. R. M. Iraei, P. Bonhomme, N. Kani, S. Manipatruni, D. E. Nikonov, I. A. Young, and A. Naeemi. "Impact of dimensional scaling, and size effects on beyond CMOS All-Spin Logic interconnects". in Proc. IEEE Int. Interconnect Technol. Conf./Adv. Metallization Conf., 2014, pp. 353-356
21. T. Yang, K. Kimura, and Y. Otani. "Giant spin-accumulation signal, and pure spin-current-induced reversible magnetization switching". Nature Phys., vol. 4, pp. 851-854, 2008
22. A. Brataas, G. E. Bauer, and P. J. Kelly. "Non-collinear magnetoelectronics". Phys. Rep., vol. 427, no. 4, pp. 157-255, 2006
23. S.-F. Lee, W. P. Holody, Q. Yang, P. Holody, R. Loloee, P. Schroeder, et al. "Two-channel analysis of CPP-MR data for Ag/Co, and AgSn/Co multilayers". J. Magn. Magn. Mater., vol. 118, nos. 1/2, pp. L1-L5, 1993
24. J. Z. Sun. "Spin-current interaction with a monodomain magnetic body: A model study". Phys. Rev. B, vol. 62, pp. 570-578, Jul. 2000
25. W. Brown. "Thermal fluctuation of fine ferromagnetic particles". IEEE Trans. Magn., vol. 15, no. 5, pp. 1196-1208, Sep. 1979
26. D. J. Robinson, An Introduction to Abstract Algebra. Berlin, Germany: Walter de Gruyter, 2003
27. L. Su, Y. Zhang, J. Klein, Y. Zhang, A. Bournel, A. Fert, and W. Zhao. "Current-limiting challenges for all-spin logic devices". Sci. Rep., vol. 5, art. no. 14905, 2015
28. J.Wang, H. Meng, and J. P.Wang. "Programmable spintronics logic device based on a magnetic tunnel junction element". J. Appl. Phys., vol. 97, no. 10, p. 10D509, 2005
29. A. Bratas, G. E. Bauer, and P. J. Kelly. "Non-collinear magnetoelectronics". Phys. Rep., vol. 427, no. 4, pp. 157-255, 2006
30. M. Beleggia, M. D. Graef, and Y. T. Millev. "The equivalent ellipsoid of a magnetized body". J. Phys. D, Appl. Phys., vol. 39, no. 5, pp. 891-899, 2006
31. S. Rakheja, S.-C. Chang, and A. Naeemi. "Impact of dimensional scaling, and size effects on spin transport in copper, and aluminum interconnects". IEEE Trans. Electron Devices, vol. 60, no. 11, pp. 3913-3919, Nov. 2013