Future Microprocessor Interfaces: Analysis, Design and Optimization

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 479-486

  Casper, Bryan ^a   Balamurugan, Ganesh ^a   Jaussi, James E ^a   Kennedy, Joseph ^a   Mansuri, Mozhgan ^a   O'Mahony, Frank ^a   Mooney, Randy ^a  

^a INTEL RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMMERCE; COST EFFECTIVENESS; INTEGRATED CIRCUIT INTERCONNECTS; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS;

CIRCUIT DENSITY; CLOCK ARCHITECTURE; DESIGN AND OPTIMIZATION; MICROPROCESSOR INTERFACE; MICROPROCESSOR PLATFORMS; MICROPROCESSOR SYSTEMS; POWER EFFICIENCY; SYSTEM-LEVEL ANALYSIS;

INTEGRATED CIRCUIT DESIGN;

EID: 84938579315     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405777     Document Type: Conference Paper

References (22)

1. D. Pham, et al., "The design and implementation of a firstgeneration Cell processor, " ISSCC 2005 Digest of Tech. Papers, pp. 184-185, Feb. 2005.
2. S. Vangal, et al., "An 80-Tile 1. 28TFLOPS Network-on-Chip in 65nm CMOS, " ISSCC 2007 Digest of Tech. Papers, pp. 98-99, Feb. 2007.
3. H. Hatamkhani, F. Lambrecht, V. Stojanovi, Chih-Kong Ken Yang, "Power-centric design of high-speed I/Os, " Design Automation Conference, 2006, pp. 867-872, July 2006.
4. B. Casper, M. Haycock, R. Mooney, "An Accurate and Efficient Analysis Method for Multi-Gb/s Chip-to-chip Signaling Schemes, " VLSI Circuit Symposium, pp. 54-57, June 2002.
5. V. Stojanovi and M. Horowitz, "Modeling and analysis of high speed links, " CICC 2003, pp. 589-594, 2003.
6. B. S. Leibowitz, "A 7. 5Gb/s 10-tap DFE receiver with first tap partial response, spectrally gated adaptation, and 2nd-order datafiltered CDR, " ISSCC 2007 Digest of Tech. Papers, pp. 228-229, Feb. 2007.
7. J.-H. Kim, et al., "A 4-Gb/s/pin low-power memory I/O interface using 4-level simultaneous bi-directional signaling, " IEEE Journal of Solid-State Circuits, pp. 89-101, Jan. 2005.
8. B. Casper, et al., "A 20Gb/s forwarded clock transceiver in 90nm CMOS, " ISSCC 2006 Digest of Tech. Papers, pp. 90-91, Feb. 2006.
9. J. L. Zerbe, et al., "Equalization and clock recovery for a 2. 5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell, " IEEE Journal of Solid-State Circuits, pp. 2121-2130, Dec. 2003.
10. J. T. Stonick, Gu-Yeon Wei, J. L. Sonntag, D. K. Weinlader, "An adaptive PAM-4 5-Gb/s backplane transceiver in 0. 25-/spl mu/m CMOS, " IEEE Journal of Solid-State Circuits, pp. 436-443, Mar. 2003.
11. R. Mooney, et al., "A 900Mb/s Bidirectional Signaling Scheme, " IEEE Journal of Solid-State Circuits, pp. 1538-1543, Dec. 1995.
12. B. Casper et al., "8 Gb/s SBD link with on-die waveform capture, " IEEE J. Solid-State Circuits, pp. 2111-2120, Dec. 2003.
13. T. Simon et al., "A 1. 6Gb/s/pair electromagnetically coupled multidrop bus using modulated signaling, " ISSCC 2003 Digest of Tech. Papers, pp. 184-185, Feb. 2003.
14. H. Braunisch et al., "Flex-Circuit Chip-to-Chip Interconnects, " Electronic Components and Technology Conference, pp. 1853-1859, Jun. 2006.
15. R. Palmer, et al., "A 14mW 6. 25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications, " ISSCC 2007 Digest of Tech. Papers, pp. 440-441, Feb. 2007
16. G. Balamurugan, et al., "A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS, " VLSI Circuit Symposium, June 2007, in press.
17. P. P. Gelsinger, "Microprocessors for the new millennium: Challenges, opportunities, and new frontiers, " ISSCC 2001 Digest of Tech. Papers, pp. 22-25, Feb. 2001.
18. International Technology Roadmap Service, 2006 update, assembly and packaging, http://public. itrs. net
19. G. Wei, et al., "A variable-frequency parallel I/O interface with adaptive power-supply regulation, " IEEE Journal of Solid-State Circuits, pp. 1600-1610, Nov 2000
20. J.-H. Kim and M. A. Horowitz, "Adaptive Supply Serial Links with Sub-1V Operation and Per-Pin Clock Recovery, " ISSCC 2002 Digest of Tech. Papers, pp. 268-269, Feb. 2002.
21. J. Wong and C. K. K. Yang, "A Serial-Link Transceiver with Transition Equalization, " ISSCC 2006 Digest of Tech. Papers, pp. 82-83, Feb. 2006.
22. J. Jaussi, et al., "A 20Gb/s Embedded Clock Transceiver in 90nm CMOS, " ISSCC 2006 Digest of Tech. Papers, pp. 340-341, Feb. 2006.