Loop-Aware Memory Prefetching Using Code Block Working Sets

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2015-January, Issue January, 2015, Pages 533-544

  Fuchs, Adi ^a   Mannor, Shie ^a   Weiser, Uri ^a   Etsion, Yoav ^a,b  

^a Electrical Engineering   (United States)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Cache; CBWS; Differentials; Loops; Prefetching

Indexed keywords

COMPUTER ARCHITECTURE;

CACHE; CBWS; DIFFERENTIALS; LOOPS; PREFETCHING;

CODES (SYMBOLS);

EID: 84937719651     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2014.27     Document Type: Conference Paper

References (35)

1. "SPEC CPU2006," http://www.spec.org/cpu2006.
2. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: characterization and architectural implications," in Intl. Conf. on Parallel Arch. and Compilation Techniques (PACT), 2008.
3. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, "The gem5 simulator," Computer Architecture News, vol. 39, no. 2, pp. 1-7, Aug 2011.
4. J. A. Brown, L. Porter, and D. M. Tullsen, "Fast thread migration via cache working set prediction," in Symp. on High-Performance Computer Architecture (HPCA), 2011.
5. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in IEEE Intl. Symp. on Workload Characterization (IISWC), 2009.
6. N. Chidambaram Nachiappan, A. K. Mishra, M. Kademir, A. Sivasubramaniam, O. Mutlu, and C. R. Das, "Application-aware prefetch prioritization in on-chip networks," in Intl. Conf. on Parallel Arch. and Compilation Techniques (PACT), 2012.
7. E. Ebrahimi, O. Mutlu, and Y. Patt, "Techniques for bandwidthefficient prefetching of linked data structures in hybrid prefetching systems," in Symp. on High-Performance Computer Architecture (HPCA), Feb 2009.
8. J. W. C. Fu, J. H. Patel, and B. L. Janssens, "Stride directed prefetching in scalar processors," in Intl. Symp. on Microarchitecture (MICRO), 1992.
9. M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler, "Running PARSEC 2.1 on M5," The University of Texas at Austin, Department of Computer Science, Tech. Rep., Oct 2009.
10. S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou, and S. G. Abraham, "Effective stream-based and execution-based data prefetching," in ACM Intl. Conf. on Supercomputing, 2004.
11. Y. Ishii, M. Inaba, and K. Hiraki, "Access map pattern matching for high performance data cache prefetch," Journal of Instruction-Level Parallelism, vol. 13, pp. 1-24, 2011.
12. A. Jaleel, "Memory characterization of workloads using instrumentation-driven simulation," 2009. [Online]. Available: http://www.jaleels.org/ajaleel/workload/SPECanalysis.pdf
13. D. Joseph and D. Grunwald, "Prefetching using Markov predictors," in Intl. Symp. on Computer Architecture (ISCA), 1997.
14. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Intl. Symp. on Computer Architecture (ISCA), 1990.
15. M. Kamruzzaman, S. Swanson, and D. M. Tullsen, "Inter-core prefetching for multicore processors using migrating helper threads," in Intl. Conf. on Arch. Support for Programming Languages & Operating Systems (ASPLOS), 2011.
16. C. Lattner and V. Adve, "LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation," in Intl. Symp. on Code Generation and Optimizations (CGO), Mar 2004.
17. J. Lee, H. Kim, and R. Vuduc, "When prefetching works, when it doesn't, and why," ACM Trans. on Arch. & Code Optim., vol. 9, no. 1, pp. 1-29, Mar 2012.
18. G. Marin, C. McCurdy, and J. S. Vetter, "Diagnosis and optimization of application prefetching performance," in ACM Intl. Conf. on Supercomputing, 2013.
19. O. Mutlu, H. Kim, and Y. Patt, "Address-value delta (avd) prediction: increasing the effectiveness of runahead execution by exploiting regular memory allocation patterns," in Intl. Symp. on Microarchitecture (MICRO), Nov 2005.
20. O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt, "Runahead execution: an alternative to very large instruction windows for out-of-order processors," in Symp. on High-Performance Computer Architecture (HPCA), Feb 2003.
21. K. J. Nesbit, A. S. Dhodapkar, and J. E. Smith, "AC/DC: An adaptive data cache prefetcher," in Intl. Conf. on Parallel Arch. and Compilation Techniques (PACT), 2004.
22. K. J. Nesbit and J. E. Smith, "Data cache prefetching using a global history buffer," in Symp. on High-Performance Computer Architecture (HPCA), 2004.
23. S. Palacharla and R. E. Kessler, "Evaluating stream buffers as a secondary cache replacement," in Intl. Symp. on Computer Architecture (ISCA), 1994.
24. R. Panda, P. V. Gratz, and D. A. Jimenez, "B-Fetch: Branch prediction directed prefetching for in-order processors," IEEE Computer Architecture Letters, vol. 11, no. 2, pp. 41-44, 2012.
25. P. U. PARSEC Group, "A memo on exploration of SPLASH-2 input sets," Jun 2011.
26. G. Reinman, B. Calder, and T. Austin, "Fetch directed instruction prefetching," in Intl. Symp. on Microarchitecture (MICRO), Dec 1999.
27. A. Sharif and H.-H. S. Lee, "Data prefetching by exploiting global and local access patterns," Journal of Instruction-Level Parallelism, vol. 13, pp. 1-17, 2011.
28. S. Somogyi, T. F. Wenisch, A. Ailamaki, and B. Falsafi, "Spatiotemporal memory streaming," in Intl. Symp. on Computer Architecture (ISCA), 2009.
29. S. Somogyi, T. F.Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, "Spatial memory streaming," in Intl. Symp. on Computer Architecture (ISCA), 2006.
30. S. Srinath, O. Mutlu, H. Kim, and Y. N. Patt, "Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers," in Symp. on High-Performance Computer Architecture (HPCA), 2007.
31. J. A. Stratton, C. Rodrigrues, I.-J. Sung, N. Obeid, L. Chang, G. Liu, and W.-M. W. Hwu, "Parboil: A revised benchmark suite for scientific and commercial throughput computing," University of Illinois at Urbana-Champaign, Tech. Rep. IMPACT-12-01, Mar 2012.
32. Z. Wang, D. Burger, K. S. Mckinley, S. K. Reinhardt, and C. C. Weems, "Guided region prefetching: A cooperative hardware/software approach," in Intl. Symp. on Computer Architecture (ISCA), 2003.
33. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: characterization and methodological considerations," in Intl. Symp. on Computer Architecture (ISCA), 1995.
34. T.-Y. Yeh and Y. N. Patt, "Two-level adaptive training branch prediction," in Intl. Symp. on Microarchitecture (MICRO), 1991.
35. J. Zebchuk, H. W. Cain, X. Tong, V. Srinivasan, and A. Moshovos, "RECAP: A region-based cure for the common cold (cache)," Symp. on High-Performance Computer Architecture (HPCA), 2013.