Access map pattern matching for high performance data cache prefetch

Journal of Instruction-Level Parallelism

Volumn 13, Issue , 2011, Pages

  Ishii, Yasuo ^a   Inaba, Mary ^b   Hiraki, Kei ^b  

^a NEC CORPORATION   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 79551718643     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. A. J. Smith, "Sequential program prefetching in memory hierarchies," Computer, vol. 11, no. 12, pp. 7-21, 1978.
2. J. W. C. Fu, J. H. Patel, and B. L. Janssens, "Stride directed prefetching in scalar processors," SIGMICRO Newsl., vol. 23, no. 1-2, pp. 102-110, 1992.
3. D. Joseph and D. Grunwald, Prefetching using markov predictors, in ISCA '97: Proceedings of the 24th annual international symposium on Computer architecture, pp. 252-263, 1997.
4. K. J. Nesbit and J. E. Smith, Data cache prefetching using a global history buffer, in HPCA '04: Proceedings of the 10th International Symposium on High Performance Computer Architecture, p. 96, 2004.
5. H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D. Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, and M. T. Vaden, "Ibm power6 microarchitecture," IBM J. Res. Dev., vol. 51, no. 6, pp. 639-662, 2007.
6. K. J. Nesbit, A. S. Dhodapkar, and J. E. Smith, Ac/dc: An adaptive data cache prefetcher, in PACT '04: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pp. 135-145, 2004.
7. P. Diaz and M. Cintra, Stream chaining: exploiting multiple levels of correlation in data prefetching, in ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture, pp. 81-92, 2009.
8. J.-L. Baer and T.-F. Chen, "Effective hardware-based data prefetching for highperformance processors," IEEE Trans. Comput., vol. 44, no. 5, pp. 609-623, 1995.
9. S. Kim and A. V. Veidenbaum, Stride-directed prefetching for secondary caches, in ICPP '97: Proceedings of the international Conference on Parallel Processing, p. 314, 1997.
10. S. Srinath, O. Mutlu, H. Kim, and Y. N. Patt, Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers, in HPCA '07: Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, pp. 63-74, 2007.
11. S. Palacharla and R. E. Kessler, Evaluating stream buffers as a secondary cache replacement, SIGARCH Comput. Archit. News, vol. 22, no. 2, pp. 24-33, 1994.
12. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos, SESC simulator, January 2005. http://sesc.sourceforge.net.
13. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, Automatically characterizing large scale program behavior, in ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pp. 45-57, 2002.
14. S. P. Vanderwiel and D. J. Lilja, Data prefetch mechanisms, ACM Comput. Surv., vol. 32, no. 2, pp. 174-199, 2000.
15. C.-K. Luk and T. C. Mowry, Compiler-based prefetching for recursive data structures, in ASPLOS-VII: Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, pp. 222-233, 1996.
16. T. Mowry and A. Gupta, Tolerating latency through software-controlled prefetching in shared-memory multiprocessors," J. Parallel Distrib. Comput., vol. 12, no. 2, pp. 87-106, 1991.
17. S. Somogyi, T. F.Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, Spatial memory streaming, in ISCA '06: Proceedings of the 33rd annual international symposium on Computer Architecture, pp. 252-263, 2006.
18. S. Somogyi, T. F. Wenisch, A. Ailamaki, and B. Falsafi, Spatio-temporal memory streaming, in ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture, pp. 69-80, 2009.
19. M. Ferdman, S. Somogyi, and B. Falsafi, "Spatial memory streaming with rotated patterns," The first JILP Data Prefetching Championship (DPC-1), 2009.
20. Data prefetching championship. http://www.jilp.org/dpc/.
21. I. Hur and C. Lin, Memory prefetching using adaptive stream detection, in MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 397-408, 2006.
22. I. Hur and C. Lin, Feedback mechanisms for improving probabilistic memory prefetching, in HPCA, pp. 443-454, 2009.
23. R. Manikantan and R. Govindarajan, Focused prefetching: performance oriented prefetching based on commit stalls, in ICS '08: Proceedings of the 22nd annual international conference on Supercomputing, pp. 339-348, 2008.
24. Y. Ishii, M. Inaba, and K. Hiraki, "Access map pattern matching prefetch: Optimization friendly method," The first JILP Data Prefetching Championship (DPC-1), 2009.