Architecture of FPGA Embedded Multiprocessor Programmable Controller

IEEE Transactions on Industrial Electronics

Volumn 62, Issue 5, 2015, Pages 2952-2961

  Hajduk, Zbigniew ^a   Trybus, Bartosz ^a   Sadolewski, Jan ^a  

^a RZESZOW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

Field programmable gate array (FPGA); industrial control; programmable logic controllers (PLCs)

Indexed keywords

ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC GATES; MULTIPROCESSING SYSTEMS; PROCESS CONTROL; PROGRAM PROCESSORS; PROGRAMMABLE LOGIC CONTROLLERS; PROGRAMMED CONTROL SYSTEMS;

CONTROL PROGRAM; CONTROL TASK; DESIGN AND IMPLEMENTATIONS; EMBEDDED MULTIPROCESSORS; FPGA IMPLEMENTATIONS; INDUSTRIAL CONTROLS; MULTIPLE PROCESSORS; PERFORMANCE TESTS;

CONTROLLERS;

EID: 84927591589     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2014.2362888     Document Type: Article

References (33)

1. International Electrotechnical Commission, 2013-02, IEC 61131-3, Int. Standard Edition 3.0.
2. E. Monmasson and M. Cirstea, "FPGA design methodology for industrial control systems. A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1824-1842, Aug. 2007.
3. E. Monmasson et al., "FPGAs in industrial control applications," IEEE Trans. Ind. Informat., vol. 7, no. 2, pp. 224-243, May 2011.
4. M. Curkovic, K. Jezernik, and R. Horvat, "FPGA-based predictive sliding mode controller of a three-phase inverter," IEEE Trans. Ind. Electron., vol. 60, no. 2, pp. 637-644, Feb. 2013.
5. A. Gabiger-Rose, M. Kube, R. Weigel, and R. Rose, "An FPGA-based fully synchronized design of a bilateral filter for real-time image denoising,"IEEE Trans. Ind. Electron., vol. 6, no. 8, pp. 4093-4104, Aug. 2014.
6. C. Economakos and G. Economakos, "Optimized FPGA implementations of demanding PLC programs based on hardware high-level synthesis," in Proc. IEEE Int. Conf. Emerging Technol. Factory Autom., 2008, pp. 1002-1009.
7. S. Ichikawa, M. Akinaka, H. Hata, R. Ikeda, and H. Yamamoto, "An FPGA implementation of hard-wired sequence control system based on PLC software," IEEE Trans. Elect. Electron. Eng., vol. 6, no. 4, pp. 367-375, 2011.
8. D. Du, Y. Liu, X. Guo, K. Yamazaki, and M. Fujishima, "Study on LD-VHDL conversion for FPGA-based PLC implementation," Int. J. Adv. Manuf. Technol., vol. 40, no. 11/12, pp. 1181-1190, Feb. 2009.
9. S. Subbaraman, M. M. Patil, and P. S. Nilkund, "Novel integrated development environment for implementing PLC on FPGA by converting ladder diagram to synthesizable VHDL code," in Proc. IEEE Int. Conf. Control Autom. Robot. Vis., 2010, pp. 1791-1795.
10. C. F. Silva, C. Quintáns, A. Colmenar, M. A. Castro, and E. Mandado, "A method based on Petri nets and a matrix model to implement reconfigurable logic controllers," IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3544-3556, Oct. 2010.
11. D. Gawali and V. K. Sharma, "FPGA based micro-PLC design approach,"in Proc. IEEE Int. Conf. ACT, 2009, pp. 660-663.
12. X. Mei-hua, R. Feng, C. Zhang-jin, K. Shu-feng, and L. Run-guang, "IP core design of PLC microprocessor with Boolean module," in Proc. IEEE Conf. High Density Microsyst. Des. Packag. Compon. Failure Anal., 2005, pp. 1-5.
13. th IFAC Workshop Programm. Devices Embedded Syst., 2010, vol. 10, pp. 132-137.
14. Siemens AG Operating Manual, SIMATIC S7-300 FM 352-5 high-speed Boolean processor, Jul. 2011.
15. R. Glorioso, "Combining PLC and FPGA architectures," in Proc. EngineerIT, Aug. 2006, pp. 64-67.
16. T. Dorta, J. Jimenez, J. L. Martin, U. Bidarte, and A. Astarloa, "Overview of FPGA-based multiprocessor systems," in Proc. IEEE Int. Conf. Reconfigurable Comput. FPGAs, 2009, pp. 273-278.
17. S. Santner, W. Peck, J. Agron, and D. Andrews, "Symmetric multiprocessor design for hybrid CPU/FPGA SoCs," in Proc. Reconfigurable Comput., Architectures, Tools Appl., vol. 4943, Notes in Computer Science, 2008, pp. 99-110.
18. R. Airoldi, T. Ahonen, F. Garzia, D. Milojevic, and J. Nurmi, "Implementation of W-CDMA cell search on a highly parallel and scalable MPSoC,"J. Signal Process. Syst., vol. 64, no. 1, pp. 137-148, Jul. 2011.
19. D. Stevens et al., "BioThreads: A novel VLIW-based chip multiprocessor for accelerating biomedical image processing applications," IEEE Trans. Biomed. Circuits Syst., vol. 6, no. 3, pp. 257-268, Jun. 2012.
20. Z. Hajduk, J. Sadolewski, and B. Trybus (2011, Sep.). FPGA-based execution platform for IEC 61131-3 control software. Elect. Rev. [Online]. 2011(8), pp. 187-191. Available: http://pe.org.pl/abstract-pl.php?nid=5057
21. Z. Hajduk, J. Sadolewski, and B. Trybus, "Multiple tasks in FPGA-based programmable controller," e-Informatica, vol. 5, no. 1, pp. 77-85, 2011.
22. D. Rzońca, J. Sadolewski, and B. Trybus, "Prototype environment for controller programming in the IEC 61131-3 ST language," Comput. Sci. Inf. Syst., vol. 4, no. 2, pp. 133-148, Dec. 2007.
23. M. Jamro, D. Rzońca, and B. Trybus, "Communication performance tests in distributed control systems," in Computer Networks 2013 Communications in Computer and Information Science 370, A. Kwiecien, P. Gaj, and P. Stera, Eds. Berlin, Germany: Springer-Verlag, 2013.
24. PraxisAutomationTechnology B.V., Mini-Guard Ship Control & Positioning System, 2010. [Online]. Available: http://www.praxisautomation.com
25. B. Trybus, "Development and implementation of IEC 61131-3 virtual machine," Theor. Appl. Informat., vol. 23, no. 1, pp. 21-35, 2011.
26. Z. Hajduk, "An FPGA embedded microcontroller," Microprocess. Microsyst., vol. 38, no. 1, pp. 1-8, Feb. 2014.
27. A. J. Thakkar and A. Ejnioui, "Design and implementation of double precision floating point division and square root on FPGAs," in Proc. IEEE Aerosp. Conf., Mar. 2006, pp. 1-7.
28. J. Detrey and F. de Dinechin, "Parameterized floating-point logarithm and exponential functions for FPGAs," Microprocess. Microsyst., vol. 31, no. 8, pp. 537-545, Dec. 2007.
29. P. Echeverría and M. López-Vallejo, "Customizing floating-point units for FPGAs: Area-performance-standard trade-offs," Microprocess. Microsyst., vol. 35, no. 6, pp. 535-546, Aug. 2011.
30. IBM, 128-Bit Processor Local Bus Architecture SpecificationsVersion4.7, Hopewell Junction, NY, USA, May 2007.
31. J. Kluska, "Analytical method in fuzzy modeling and control," in Studies in Fuzziness and Soft Computing, vol. 241. New York, NY, USA: Springer-Verlag, 2009.
32. J. Kluska and Z. Hajduk, "Hardware implementation of P1-TS fuzzy rule-based systems on FPGA," in Proc. Artif. Intell. Soft Comput., vol. 7894, Notes in Computer Science, 2013, pp. 282-293.
33. Xilinx, Zynq-7000 All Programmable SoC Overview, San Jose, CA, USA, Dec. 2013.