An FPGA implementation of hard-wired sequence control system based on PLC software

IEEJ Transactions on Electrical and Electronic Engineering

Volumn 6, Issue 4, 2011, Pages 367-375

  Ichikawa, Shuichi ^a   Akinaka, Masanori ^a   Hata, Hisashi ^a   Ikeda, Ryo ^a   Yamamoto, Hiroshi ^a  

^a TOYOHASHI UNIVERSITY OF TECHNOLOGY   (Japan)

Author keywords

Embedded systems; Field programmable gate array; Ladder diagram; Programmable logic controller; Sequence control

Indexed keywords

CONTROLLERS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; LOGIC DESIGN; LOGIC GATES; MACHINERY; PROGRAMMABLE LOGIC CONTROLLERS; PROGRAMMED CONTROL SYSTEMS; SWITCHING CIRCUITS; TELEPHONE SYSTEMS;

CONTROL HARDWARES; CONTROL PROGRAM; FPGA CHIPS; FPGA CONTROL; FPGA IMPLEMENTATIONS; IMPLEMENTATION COST; INDUSTRIAL MACHINERY; LADDER DIAGRAM; MITSUBISHI ELECTRICS; PLC PROGRAMS; SEQUENCE CONTROL; SEQUENTIAL DESIGN; SYSTEM-BASED; SYSTEMATIC METHOD;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79957940550     PISSN: 19314973     EISSN: 19314981     Source Type: Journal    
DOI: 10.1002/tee.20670     Document Type: Article

References (26)

1. Altera Corp. Stratix II Device Handbook, May 2007, Accessed March 5, 2011.
2. IEEE standard VHDL language reference manual, 2002, IEEE Std 1076-2002.
3. Ichikawa S, Akinaka M, Ikeda R, Yamamoto H. Converting PLC instruction sequence into logic circuit: a preliminary study, In Proceedings IEEE International Symposium Industrial Electronics (ISIE 2006), 2006, 2930-2935.
4. Adamski MA, Monteiro JL. PLD implementation of logic controllers, In Proceedings IEEE International Symposium (ISIE'95), 1995, 706-711.
5. Adamski M, Monteiro JL. From interpreted Petri net specification to reprogrammable logic controller design, In Proceedings IEEE International Symposium Industrial Electronics (ISIE 2000), 2000, 13-19.
6. Wegrzyn M, Adamski MA, Monteiro JL. The application of reconfigurable logic to controller design. Control Engineering Practice 1998; 6:879-887.
7. Wegrzyn A, Wegrzyn M. Petri net-based specification, analysis and synthesis of logic controllers, In Proceedings IEEE International Symposium Industrial Electronics (ISIE 2000), 2000, 20-26.
8. Ikeshita M, Takeda Y, Murakoshi H, Funakubo N, Miyazawa I. An application of FPGA to high-speed programmable controller-development of the conversion program from SFC to Verilog, In Proceedings 7th IEEE International Conference Emerging Technologies and Factory Automation (ETFA'99), 1999, 1386-1390.
9. Silva CF, Quintans C, Lago JM, Mandado E. An integrated system for logic controller implementation using FPGAs, In Proceedings of IEEE 32nd Annual Conference Industrial Electronics (IECON 2006), 2006, 195-200.
10. Silva CF, Quintans C, Mandado E, Castro MA. Methodology to implement logic controllers with both reconfigurable and programmable hardware, In Proceedings of IEEE International Symposium Industrial Electronics (ISIE 2007), 2007, 324-328.
11. Miyazawa I, Nagao T, Fukagawa M, Ito Y, Mizuya T, Sekiguchi T. Implementation of ladder diagram for programmable controller using FPGA, In Proceedings 7th IEEE International Conference Emerging Technologies and Factory Automation (ETFA'99), 1999, 1381-1385.
12. Welch JT, Carletta J. A direct mapping FPGA architecture for industrial process control applications, In Proceedings International Conference Computer Design (ICCD2000), 2000, 595-598.
13. Du D, Liu Y, Guo X, Yamazaki K, Fujishima M. Study on LD-VHDL conversion for FPGA-based PLC implementation. International Journal of Advanced Manufacturing Technology 2009; 40: 1181-1190.
14. Altera Corp. APEX 20K Programmable Logic Device Family Data Sheet, March 2004, DS-APEX20K-5.1.
15. Economakos C, Economakos G. FPGA implementation of PLC programs using automated high-level synthesis tools, In Proceedings IEEE International Symposium Industrial Electronics (ISIE 2008), 2008, 1908-1913.
16. Economakos C, Economakos G. Optimized FPGA implementations of demanding PLC programs based on hardware high-level synthesis, In Proceedings IEEE International Conference Emerging Technologies and Factory Automation (ETFA 2008), 2008, 1002-1009.
17. Mitsubishi Electric Corp. Programming Manual II: The FX series of programmable controller (FX1S/FX1N/FX2N/FX1NC/FX2NC), April 2003, JY992D88101 rev. D.
18. Mitsubishi Electric Corp. MELFANS web 2009, Accessed March 5, 2011.
19. Chiang M, Palkovic R. LCC simulators speed development of synchronous hardware. Computer Design 1986; 25(5):87-92.
20. Coffman EG (ed). Computer and Job-shop Scheduling Theory. John Wiley & Sons, 1976.
21. Gonzalez MJ. Deterministic processor scheduling. ACM Computing Surveys 1977; 9(3):173-204.
22. Yashima Netsugaku Co., Ltd. Accessed March 5, 2011.
23. Factory-Automation Electronics Inc. Accessed March 5, 2011.
24. Altera Corp. Cyclone II Device Handbook, February 2008, Accessed March 5, 2011.
25. Mitsubishi Electric Corp. QCPU Programming Manual (Common Instruction), July 2009, SH-080809ENG rev. C.
26. Mitsubishi Electric Corp. Mitsubishi iQ Platform Programmable Controller MELSEC-Q Series [QnU], February 2009, L08101E rev. E.