Hardware implementation of P1-TS fuzzy rule-based systems on FPGA

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 7894 LNAI, Issue PART 1, 2013, Pages 282-293

  Kluska, Jacek ^a   Hajduk, Zbigniew ^a  

^a RZESZOW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

FPGA; fuzzy hardware; polynomial fuzzy rule based system; recursion

Indexed keywords

FLOATING-POINT ARITHMETIC; FPGA-HARDWARE IMPLEMENTATION; FUZZY HARDWARE; FUZZY RULE-BASED SYSTEMS; HARDWARE ARCHITECTURE; HARDWARE IMPLEMENTATIONS; RECURSIONS; RULE-BASED SYSTEM;

ARTIFICIAL INTELLIGENCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY RULES; SOFT COMPUTING;

HARDWARE;

EID: 84884360206     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-38658-9_26     Document Type: Conference Paper

References (17)

1. Zavala, A.H., Nieto, O.C.: Fuzzy Hardware: A Retrospective and Analysis. IEEE Trans. Fuzzy Systems 20(4), 623-635 (2012)
2. Sulaiman, N., Obaid, Z.A., Marhaban, M.H., Hamidon, M.N.: FPGA-Based Fuzzy Logic: Design and Applications - a Review. Proc. Int. J. Eng. and Technol. (IACSIT) 1(5), 491-503 (2009)
3. Kluska, J.: Analytical Methods in Fuzzy Modeling and Control. STUDFUZZ, vol. 241. Springer, Heidelberg (2009) Kacprzyk, J. (ed.)
4. Piegat, A., Olchowy, M.: Does an Optimal Form of an Expert Fuzzy Model Exist? In: Rutkowski, L., Scherer, R., Tadeusiewicz, R., Zadeh, L.A., Zurada, J.M. (eds.) ICAISC 2010, Part I. LNCS (LNAI), vol. 6113, pp. 175-184. Springer, Heidelberg (2010)
5. Kosko, B.: Fuzzy Engineering. Prentice Hall (1997)
6. Güven, M.K., Passino, K.M.: Avoiding Exponential Parameter Growth in Fuzzy Systems. IEEE Trans. Fuzzy Systems 9(1), 194-199 (2001)
7. Gniewek, L., Kluska, J.: Family of fuzzy J-K flip-flops based on bounded product, bounded sum and complementation. IEEE Trans. Syst., Man, Cybern. B, Cybern. 28(6), 861-868 (1998)
8. Kluska, J., Hajduk, Z.: Digital implementation of fuzzy Petri net based on asynchronous fuzzy RS flip-flop. In: Rutkowski, L., Siekmann, J.H., Tadeusiewicz, R., Zadeh, L.A. (eds.) ICAISC 2004. LNCS (LNAI), vol. 3070, pp. 314-319. Springer, Heidelberg (2004) (Pubitemid 38835840)
9. Gniewek, L., Kluska, J.: Hardware implementation of fuzzy Petri net as a controller. IEEE Trans. Syst., Man, Cybern. B, Cybern. 34(3), 1315-1324 (2004)
10. McKenna, M., Wilamowski, B.M.: Implementing a Fuzzy System on a Field Programmable Gate Array. In: Int. Joint Conf. Neural Networks, IJCNN 2001, Washington, DC, July 15-19, pp. 189-194 (2001)
11. IEEE Standard Board and ANSI: IEEE Standard for Binary Floating-Point Arithmetic. IEEE Std 754-2008
12. Thakkar, A.J., Ejnioui, A.: Design and implementation of double precision floating point division and square root on FPGAs. In: IEEE Aerospace Conference Proceedings, March 5-11, p. 7 (2006)
13. Hajduk, Z.: A floating point unit for the hardware virtual machine. Measurement Automation and Monitoring (PAK) 57(1), 82-85 (2011) (in Polish)
14. Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays, 3rd edn. Springer, Heidelberg (2007)
15. Intel Corp.: Hexadecimal Object File Format Specification. Revision A (1988)
16. Hajduk, Z., Sadolewski, J., Trybus, B.: Multiple tasks in FPGA-based programmable controller. e-Informatica 5(1), 77-85 (2011)
17. Thomas, D.E., Moorby, P.R.: The Verilog Hardware Description Language, 5th edn. Kluwer Academic Publishers (2002)