Neuromorphic Hardware System for Visual Pattern Recognition with Memristor Array and CMOS Neuron

IEEE Transactions on Industrial Electronics

Volumn 62, Issue 4, 2015, Pages 2410-2419

  Chu, Myonglae ^a   Kim, Byoungho ^b,c   Park, Sangsu ^a   Hwang, Hyunsang ^d   Jeon, Moongu ^a   Lee, Byoung Hun ^a   Lee, Byung Geun ^a  

^a Gwangju Institute of Science and Technology (GIST)   (South Korea)

^b BROADCOM CORPORATION   (United States)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

^d Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

Complimentary metal oxide semiconductor (CMOS) image sensor; leaky integrate and fire (I F) neurons; memristor; neural network; neuromorphic; pattern recognition; spike timing dependent plasticity (STDP)

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; IMAGE SENSORS; MANGANESE OXIDE; MEMRISTORS; MOS DEVICES; NEURAL NETWORKS; PASSIVE FILTERS; PATTERN RECOGNITION; PATTERN RECOGNITION SYSTEMS; PHOTODETECTORS; PIXELS; THRESHOLD VOLTAGE; VISION;

COMPLIMENTARY METAL OXIDE SEMICONDUCTORS; INTEGRATE AND FIRES; MEMRISTOR; NEUROMORPHIC; SPIKE TIMING DEPENDENT PLASTICITIES;

NEURONS;

EID: 84924872194     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2014.2356439     Document Type: Article

References (24)

1. T.-Y. Li, J.-Z. Tsai, R.-S. Chang, L.-W. Ho, and C.-F. Yang, "Pretest gap mura on TFT LCDs using the optical interference pattern sensing method and neural network classification," IEEE Trans. Ind. Electron., vol. 60, no. 9, pp. 3976-3982, Sep. 2013.
2. A. Rubaai, M. J. Castro-Sitiriche, M. Garuba, and L. Burge, "Implementation of artificial neural network-based tracking controller for high-performance stepper motor drives," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 218-227, Feb 2007.
3. H. Zhuang, K.-S. Low, and W.-Y. Yau, "Multichannel pulse-coupled-neural- network-based color image segmentation for object detection," IEEE Trans. Ind. Electron., vol. 59, no. 8, pp. 3299-3308, Aug. 2012.
4. M. R. G. Meireles, P. E. M. Almeida, and M. G. Simoes, "A comprehensive reviews for industrial applicability of artificial neural networks," IEEE Trans. Ind. Electron., vol. 50, no. 3, pp. 585-601, Jun. 2003.
5. F. Moreno, J. Alarcon, R. Salvador, and T. Riesgo, "Reconfigurable hardware architecture of a shape recognition system based on specialized tiny neural networks with online training," IEEE Trans. Ind. Electron., vol. 56, no. 8, pp. 3253-3263, Aug. 2009.
6. S. Mirta, S. Fusi, and G. Indiveri, "Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 1, pp. 32-42, Feb. 2009.
7. T. J. Koickal et al., "Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 1, pp. 60-73, Jan. 2007.
8. H. Zhuang, K.-S. Low, and W.-Y. Yau, "A pulsed neural network with onchip learning and its practical applications," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 34-42, Feb. 2007.
9. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006.
10. A. Bofill-i-Petit and A. F.Murray, "Synchrony detection and amplification by silicon neurons with STDP synapses," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1296-1304, Sep. 2004.
11. S. Brink et al., "A learning-enabled neuron array IC based upon transistor channel models of biological phenomena," IEEE Trans. Neural Netw., vol. 7, no. 1, pp. 71-81, Feb. 2013.
12. E. Chicca et al., "A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term-memory," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1297-1307, Sep. 2003.
13. J. Seo et al., "A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," in Proc. IEEE CICC, Sep. 2011, pp. 1-4.
14. E. Chicca, G. Indiveri, and R. Douglas, "An adaptive silicon synapse," in Proc. Int. Symp. Circuits Syst., May 2003, pp. 81-84.
15. S. P. Eberhardt, R. Tawel, T. X. Brown, T. Daud, and A. P. Thakoor, "Analog VLSI neural networks: Implementation issues and examples in optimization and supervised learning," IEEE Trans. Ind. Electron., vol. 39, no. 6, pp. 552-564, Dec. 1992.
16. H. K. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Neural synaptic weighting with a pulse-based memristor circuit," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 148-158, Jan. 2012.
17. S. P. Adhikari, C. Yang, H. Kim, and L. O. Chua, "Memristor bridge synapse-based neural network and its learning," IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 9, pp. 1426-1435, Sep. 2012.
18. K. D. Cantley, A. Subramaniam, H. J. Stiegler, R. A. Chapman, and E. M. Vogel, "Hebbian learning in spiking neural networks with nanocrystalline silicon TFTs and memristive synapses," IEEE Trans. Nanotechnol, vol. 10, no. 5, pp. 1066-1073, Sep. 2011.
19. K. D. Cantley, A. Subramaniam, H. J. Stiegler, R. A. Chapman, and E. M. Vogel, "Neural learning circuits utilizing nano-crystalline silicon transistors and memristors," IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 4, pp. 565-573, Apr. 2012.
20. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008.
21. S. Park et al., "Nanoscale RRAM-based synaptic electronics: Toward a neuromorphic computing device," Nanotechnology, vol. 24, no. 38, p. 384 009, Sep. 2013.
22. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
23. L. O. Chua, "Resistance switching memories are memristors," Appl. Phys. A, vol. 102, no. 4, pp. 765-783, Mar. 2011.
24. R. C. Froemke and Y. Dan, "Spike-timing-dependent synaptic modification induced by natural spike trains," Nature, vol. 416, no. 6879, pp. 433-438, Mar. 2002.