Heterogeneous CMOS/memristor hardware neural networks for real-time target classification

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 9119, Issue , 2014, Pages

  Merkel, Cory ^a   Kudithipudi, Dhireesha ^a   Ptucha, Ray ^a  

^a ROCHESTER INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Dimensionality Reduction; Memristor; Neural Network; Object Classification

Indexed keywords

COMPUTATION THEORY; HARDWARE; MEMRISTORS; METAL INSULATOR BOUNDARIES; NEURAL NETWORKS;

CLASSIFICATION ACCURACY; DIMENSIONALITY REDUCTION; HARDWARE NEURAL NETWORKS; HIGH DENSITY INTERCONNECTS; MEMRISTOR; METAL-INSULATOR-METAL STRUCTURES; NEURAL NETWORK CONFIGURATIONS; OBJECT CLASSIFICATION;

MIM DEVICES;

EID: 84906351382     PISSN: 0277786X     EISSN: 1996756X     Source Type: Conference Proceeding    
DOI: 10.1117/12.2053436     Document Type: Conference Paper

References (27)

1. Jo, K.-h., Jung, C.-m., Min, K.-s., and Kang, S.-m. S., "Self-adaptive write circuit for low-power and variation-tolerant memristors," IEEE Transactions on Nanotechnology 9(6), 675-678 (2010).
2. Perez-Carrasco, "On neuromorphic spiking architectures for asynchronous STDP memristive systems," in [International Symposium on Circuits and Systems], 77-80 (2010).
3. Afifi, A., Ayatollahi, A., and Raissi, F., "Implementation of biologically plausible spiking neural network models on the memristor crossbar-based CMOS/nano circuits," European Conference on Circuit Theory and Design, 563-566 (Aug. 2009).
4. Ebong, I. E. and Mazumder, P., "CMOS and memristor-based neural network design for position detection," Proceedings of the IEEE 100, 2050-2060 (June 2012).
5. Laiho, M. and Lehtonen, E., "Cellular nanoscale network cell with memristors for local implication logic and synapses," in [International Symposium on Circuits and Systems], 2051-2054 (May 2010).
6. Rajendran, J., Manem, H., Karri, R., and Rose, G. S., "An energy-efficient memristive threshold logic circuit," IEEE Transactions on Computers 61(4), 474-487 (2012).
7. Kim, H., Sah, M. P., Yang, C., Roska, T., and Chua, L. O., "Neural synaptic weighting with a pulse-based memristor circuit," IEEE Transactions on Circuit Theory 59(1), 148-158 (2012).
8. Kim, H., Sah, M. P., Yang, C., Roska, T., and Chua, L. O., "Memristor Bridge Synapses," Proceedings of the IEEE 100, 2061-2070 (June 2012).
9. Kulkarni, M. S., "Memristor-based Reservoir Computing," in [Nanoarch], 226-232 (2012).
10. Alibart, F., Zamanidoost, E., and Strukov, D. B., "Pattern classification by memristive crossbar circuits using ex situ and in situ training.," Nature communications 4, 2072 (June 2013).
11. Chabi, D., Zhao, W., Querlioz, D., and Klein, J.-o., "Robust Neural Logic Block ( NLB ) based on Memristor Crossbar Array," Symposium A Quarterly Journal In Modern Foreign Literatures, 137-143 (2011).
12. Soltiz, M., Merkel, C., Kudithipudi, D., and Rose, G. S., "RRAM-based adaptive neural logic block for implementing non-linearly separable functions in a single layer," in [IEEE/ACM International Symposium on Nanoscale Architectures], 218-225 (2012).
13. Soltiz, M., Member, S., Kudithipudi, D., Merkel, C., Rose, G. S., and Pino, R. E., "Memristor-based Neural Logic Blocks for Non-linearly Separable Functions," IEEE Transactions on Computers 62(8), 1597-1606 (2013).
14. Merkel, C., Kudithipudi, D., and Sereni, N., "Periodic Activation Functions in Memristor-based Analog Neural Networks," in [IJCNN], (x) (2013).
15. Querlioz, D., Bichler, O., and Gamrat, C., "Simulation of a memristor-based spiking neural network immune to device variations," The 2011 International Joint Conference on Neural Networks, 1775-1781 (July 2011).
16. Werbos, P., Beyond regression: New tools for prediction and analysis in the behavioral sciences, ph.d. dissertation, Harvard University (1975).
17. Riedmiller, M. and Braun, H., "A direct adaptive method for faster backpropagation learning: The RPROP algorithm," in [IEEE International Conference on Neural Networks], 586-591 (1993).
18. Merkel, C. and Kudithipudi, D., "Off-chip training of neuromemristive networks for load forecasting in smart grids," IEEE Transactions on Neural Networks and Learning Systems (2014, Submitted).
19. Widrow, B. and Hoff, M. E., "Adaptive switching circuits," in [IRE WESCON Conv. Rec., ], 69-104 (1960).
20. Widrow, B., Greenblatt, A., Kim, Y., and Park, D., "The No-Prop algorithm: A new learning algorithm for multilayer neural networks.," Neural Networks 37, 182-8 (Jan. 2013).
21. Ghodsi, A., "Dimensionality reduction a short tutorial," Department of Statistics and Actuarial Science, Univ. of Waterloo, (2006).
22. Cayton, L., "Algorithms for manifold learning," University of California, San Diego, Tech. Rep. CS2008-0923 (2005).
23. He, X. and Niyogi, P., "Locality preserving projections," Advances in Neural Information Processing Systems (2003).
24. Ptucha, R., Tsagkatakis, G., and Savakis, A., "Manifold based sparse representation for robust expression recognition without neutral subtraction," (2011).
25. http://www.vision.caltech.edu/Image-Datasets/Caltech101/.
26. Cai, X.-F.,Wen, G.-H.,Wei, J., and Li, J., "Enhanced supervised locality preserving projections for face recognition," International Conference on Machine Learning and Cybernetics (2011).
27. Merkel, C. and Kudithipudi, D., "A current-mode CMOS/memristor hybrid implementation of an extreme learning machine," in [ACM Great Lakes Symposium on VLSI Design], (2014).