RRAM-based adaptive neural logic block for implementing non-linearly separable functions in a single layer

Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2012

Volumn , Issue , 2012, Pages 218-225

  Soltiz, Michael ^a   Merkel, Cory ^a   Kudithipudi, Dhireesha ^a   Rose, Garrett S ^b  

^a Kate Gleason College of Engineering   (United States)

^b AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIOMIMETICS; CHARACTER RECOGNITION; CHEMICAL ACTIVATION; COMPUTATION THEORY; DELAY CIRCUITS; LEARNING SYSTEMS; MEMRISTORS; NANOTECHNOLOGY; NETWORK ARCHITECTURE; PATTERN RECOGNITION SYSTEMS; RRAM; TABLE LOOKUP;

ADAPTIVE ACTIVATION FUNCTION; BIOLOGICALLY INSPIRED; CAPACITIVE THRESHOLD LOGIC; COMPUTING APPLICATIONS; FUNCTIONAL SIMILARITY; HARDWARE REALIZATION; REALISTIC APPLICATIONS; RECONFIGURABLE LOGIC;

RECONFIGURABLE HARDWARE;

EID: 84874786288     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2765491.2765530     Document Type: Conference Paper

References (19)

1. C. Mead, "Neuromorphic electronic systems," Proceedings of the IEEE, vol. 78, no. 10, pp. 1629-1636, 1990.
2. D. A. Drachman, "Do we have brain to spare?" Neurology, vol. 64, no. 12, pp. 2056-2062, 2005. [Online]. Available: http://www.ncbi.nlm.nih.gov/pubmed/15985565
3. H. Manem, J. Rajendran, and G. S. Rose, "Stochastic Gradient Descent Inspired Training Technique for a CMOS / Nano Memristive Trainable Threshold Gate Array," IEEE Transactions on Circuits and Systems (ISCAS), 2011.
4. D. O. Hebb, The Organization of Behavior, Wiley, Ed. New York: Wiley, 1949.
5. G. Scheler, "Memorization in a neural network with adjustable transfer function and conditional gating," Quantitative Biology, 2004.
6. G. Scheler, "Regulation of neuromodulator receptor efficacy - implications for whole-neuron and synaptic plasticity," Progress in Neurobiology, vol. 72, no. 6, 2004.
7. L. O. Chua, "Memristor-The Missing Circuit Element," IEEE Transactions On Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
8. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
9. G. S. Snider, "Spike-Timing-Dependent Learning in Memristive Nanodevices," Nanoscale Architectures, pp. 85-92, 2008.
10. H. Ozdemir, A. Kepkep, B. Pamir, Y. Leblebici, and U. Cilingiroglu, "A capacitive threshold-logic gate," IEEE Journal of Solid-State Circuits, vol. 31, no. 8, pp. 1141-1150, 1996.
11. D. Chabi, W. Zhao, D. Querlioz, and J.-o. Klein, "Robust Neural Logic Block (NLB) based on Memristor Crossbar Array," Nanoscale Architectures (NANOARCH), pp. 137-143, 2011.
12. K. K. Likharev, "Neuromorphic CMOL Circuits," Nanotechnology, vol. 1, pp. 339-342, 2003.
13. W. Wang, T. T. Jing, and B. Butcher, "FPGA Based on Integration of Memristors and CMOS Devices," Circuits and Systems (ISCAS), pp. 1963-1966, 2010.
14. G. S. Rose, R. Pino, and Q. Wu, "A Low-Power Memristive Neuromorphic Circuit Utilizing a Global/Local Training Mechanism," in IJCNN, 2011, pp. 2080-2086.
15. T. Goh, P. Wang, and H. Lui, "Learning Algorithm for the Enhanced Fuzzy Perceptron," in IJCNN, 1992, pp. 435-440.
16. D. Palmer-Brown and M. Kang, "ADFUNN : An Adaptive Function Neural Network," in The 7th International Conference on Adaptive and Natural Computing Algorithms (ICANNGA05), 2005.
17. M. Sahami, "Learning Non-Linearly Separable Boolean Functions With Linear Threshold Unit Trees and Madaline-Style Networks," in 11th National Conference on Artificial Intelligence, 1993, pp. 335-341.
18. M. Hansen, "Unveiling the iscas-85 benchmarks: a case study in reverse engineering," IEEE Design Test of Computers, vol. 16, no. 3, pp. 72-80, 1999.
19. P. Chong. Sis 1.3 unofficial distribution. [Online]. Available: http://embedded.eecs.berkeley.edu/Alumni/pchong/sis.html