Highly energy and performance efficient embedded computing through approximately correct arithmetic: A mathematical foundation and preliminary experimental validation

Embedded Systems Week 2008 - Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08

Volumn , Issue , 2008, Pages 187-196

  Chakrapani, Lakshmi N B ^a   Muntimadugu, Kirthi Krishna ^a   Lingamneni, Avinash ^a   George, Jason ^b   Palem, Krishna V ^a,c  

^a Rice University   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Digital signal pocessing; Voltage overscaling

Indexed keywords

CIRCUIT DESIGNS; COMPUTATIONAL SPEED; COMPUTING ELEMENTS; DIGITAL SIGNAL POCESSING; EMBEDDED COMPUTING; EXPERIMENTAL STUDIES; EXPERIMENTAL VALIDATIONS; EXPONENTIAL FACTORS; FUTURE TECHNOLOGIES; LOW ENERGIES; MATHEMATICAL FOUNDATIONS; NOVEL METHODOLOGIES; QUALITY OF SOLUTIONS; THEORETICAL FOUNDATIONS; TRADE OFFS; VOLTAGE OVERSCALING; VOLTAGE-SCALING;

DISCRETE FOURIER TRANSFORMS; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; PROGRAM COMPILERS;

EMBEDDED SYSTEMS;

EID: 63349088959     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450095.1450124     Document Type: Conference Paper

References (18)

1. V. Ananthashayana. Comments on 'Fourier analysis and signal processing by use of the mobius inversion formula' by I.S. Reed et. al. IEEE Transactions on Signal Processing, 40(3):676, Mar 1992.
2. G. Boudreaux-Bartels and T. Parks. Discrete Fourier transform using summation by parts. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, volume 12, pages 1827-1830, apr 1987.
3. J. Chang and M. Pedram. Energy minimization using multiple supply voltages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(4):436-443, Dec. 1997.
4. S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani. A probabilistic CMOS switch and its realization by exploiting noise. In Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC), pages 452-457, 2005.
5. D. Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th Annual IEEE/A CM International Symposium on Microarchitecture (MICRO), pages 7-18, October 2003.
6. J. George, B. Marr, B. E. S. Akgul, and K. Palem. Probabilistic arithmetic and energy efficient embedded signal processing. In Proceedings of the The IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 158-168, 2006.
7. R. Hegde and N. R. Shanbhag. Soft digital signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(6):813-823, Dec. 2001.
8. M. Lamoureux. The Poorman's transform: approximating the Fourier transform without multiplication. IEEE Transactions on Signal Processing, 41(3):1413-1415, Mar 1993.
9. A. Manzak and C. Chaktrabarti. Variable voltage task scheduling algorithms for minimizing energy/power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(2):270-276, Apr. 2003.
10. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of the International Conference on Computer Aided Design, November 2002.
11. T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 76-81, 1998.
12. N. Pippenger. Analysis of carry propagation in addition: An elementary approach. Technical report, University of British Columbia, Vancouver, BC, Canada, Canada, 2001.
13. I. Reed, D. Tufts, X. Yu, T. Truong, M.-T. Shih, and X. Yin. Fourier analysis and signal processing by use of the mobius inversion formula. IEEE Transactions on Acoustics, Speech, and Signal Processing, 38(3):458-470, Mar 1990.
14. B. Shim, S. R. Sridhara, and N. R. Shanbhag. Reliable low-power digital signal processing via reduced precision redundancy. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(5):497-510, May 2004.
15. J. M. Tour and D. K. James. Molecular electronic computing architectures: A review. In I. Goddard, W. A., D. W. Brenner, S. E. Lyshevski, and G. J. Iafrate, editors, Handbook of Nanoscience, Engineering and Technology, Second Edition, pages 5.1-5.28. CRC Press, New York, 2007.
16. L. Wang and N. R. Shanbhag. Low-power filtering via adaptive error-cancellation. IEEE Transactions on Signal Processing, 51:575-583, Feb. 2003.
17. Y. Yeh and S. Kuo. An optimization-based low-power voltage scaling technique using multiple supply voltages. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume 5, pages 535-538, May 2001.
18. Y. Yeh, S. Kuo, and J. Jou. Converter-free multiple-voltage scaling techniques for low-power CMOS digital design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):172-176, Jan. 2001.