Fast multi-objective algorithmic design co-exploration for FPGA-based accelerators

Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, FCCM 2012

Volumn , Issue , 2012, Pages 65-68

  Nepal, Kumud ^a   Ulusel, Onur ^a   Bahar, R Iris ^a   Reda, Sherief ^a  

^a Brown University   (United States)

Author keywords

algorithmic design co exploration; design space exploration; fast multi objective optimization; FPGA accelerators

Indexed keywords

ACCELERATING ALGORITHM; ACCELERATOR DESIGN; ALGORITHMIC DESIGN; DESIGN SPACE EXPLORATION; DESIGN SPACES; HARDWARE DESIGN; HIGH-THROUGHPUT; IMAGE DEBLURING; MODEL GENERATION; MODELING TECHNIQUE; MULTI OBJECTIVE; MULTI OBJECTIVE OPTIMIZATIONS (MOO); POWER MODELING; RECONFIGURABILITY; REGULARIZED LEAST SQUARES;

ACCELERATION; ALGORITHMS; COMPUTERS; MATHEMATICAL MODELS; MULTIOBJECTIVE OPTIMIZATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84864944756     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2012.21     Document Type: Conference Paper

References (10)

1. S. S. B. Brainslav KisaCanin and S. Chai, Embedded Computer Vision. London: Springer, 2009.
2. J. Das, S. Wilton, P. Leong, and W. Luk, "Modeling post-techmapping and post-clustering fpga circuit depth," in Field Programmable Logic and Applications, 2009. FPL 2009. International Conference on, pp. 205-211, 31 2009-sept. 2 2009.
3. T. Jiang, X. Tang, and P. Banerjee, "Macro-models for high level area and power estimation on fpgas," in Proceedings of the 14th ACM Great Lakes symposium on VLSI, GLSVLSI '04, (New York, NY, USA), pp. 162-165, ACM, 2004.
4. B. Lee and D. Brooks, "Roughness of microarchitectural design topologies and its implications for optimization," in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, pp. 240-251, February 2008.
5. D. Chen, J. Cong, Y. Fan, and Z. Zhang, "High-level power estimation and low-power design space exploration for fpgas," in Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific, pp. 529-534, January 2007.
6. L. C. Sing and H. Yajun, "Design space exploration for arbitrary fpga architectures," in Embedded Software and Systems, 2005. Second International Conference on, p. 7 pp., December 2005.
7. B. C. Lee and D. M. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," SIGOPS Oper. Syst. Rev., vol. 40, pp. 185-194, October 2006.
8. S. J. Kim, K. Koh, M. Lustig, S. Boyd, and D. Gorinevsky, "An interior-point method for large-scale l1-regularized logistic regression," Journal of Machine Learning Research, vol. 2007, 2007.
9. R. H. Byrd, J. C. Gilbert, and J. Nocedal, "A trust region method based on interior point techniques for nonlinear programming," MATHEMATICAL PROGRAMMING, vol. 89, pp. 149-185, 1996.
10. Xilinx, ML605 Hardware User Guide, 2011.