Beol scaling limits and next generation technology prospects

Proceedings - Design Automation Conference

Volumn , Issue , 2014, Pages

  Naeemi, Azad ^a   Pan, Chenyun ^a   Ceyhan, Ahmet ^a   Iraei, Rouhollah M ^a   Kumar, Vachan ^a   Rakheja, Shaloo ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

All spin logic; Carbon based interconnects; Emerging FETS; Hybrid Al Cu interconnects; New state variables; Spintronic interconnects

Indexed keywords

ALUMINUM; CARBON; COMPUTER AIDED DESIGN; MAGNETOELECTRONICS;

ALL-SPIN LOGIC; CARBON-BASED; EMERGING FETS; FUTURE TECHNOLOGIES; GENERATION TECHNOLOGIES; INTERCONNECT TECHNOLOGY; LOCAL INTERCONNECT; STATE VARIABLES;

TECHNOLOGY;

EID: 84903198822     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2593069.2596672     Document Type: Conference Paper

References (35)

1. N. Magen et al., "Interconnect power dissipation in a microprocessor," Proc. Intl. Workshop on System Level Interconnect Prediction, 2004.
2. J. J. Plombon et al., "High-frequency electrical properties of individual and bundled carbon nanotubes," Applied Physics Letters, vol. 90, 063106-063106-3, 2007.
3. W. Steinhoegl et al., "Comprehensive study of the resistivity of copper wires with lateral dimensions of 100nm and smaller," J. Appl. Phys., vol. 97, 023706-0237067, 2005.
4. A. Ceyhan and A. Naeemi, "Cu interconnect limitations and opportunities for SWNT interconnects at the end of the roadmap," IEEE Trans. Electron Devices, vol. 60, no. 1, pp. 374-382, Jan. 2013.
5. (2011). International Technology Roadmap for Semiconductors, [Online]. Available: httt://public.itrs.net.
6. S. Sinha et al., "Exploring sub-20 nm FinFET design with predictive technology models," Design Automation Conference, 2012, pp.283-288.
7. B. Liew, N. Cheung, and C. Hu, "Electromigration interconnect lifetime under AC and pulse DC stress," in Reliability Physics Symposium, 1989, pp. 215-219.
8. C. Pan and A. Naeemi, "A Proposal for a Novel Hybrid Interconnect Technology for the End of Roadmap," Electron Device Letters, IEEE, vol. 35, pp. 250-252, 2014.
9. K. Schuegraf et al., "Semiconductor Logic Technology Innovation to Achieve Sub-10 nm Manufacturing," Electron Devices Society, IEEE Journal of the, vol. 1, pp. 66-75, 2013.
10. C. Pan and A. Naeemi, "System-level performance optimization and benchmarking for on-chip graphene interconnects," in Electrical Performance of Electronic Packaging and Systems (EPEPS), 2012 IEEE 21st Conference on, 2012, pp. 33-36.
11. A. Naeemi and J. D. Meindl, "Design and performance modeling for single-wall carbon nanotubes as local, semiglobal and global interconnects in gigascale integrated systems," IEEE Trans. Electron Devices, vol. 54, no. 1, pp. 26-37, Jan. 2007.
12. O. Jamal and A. Naeemi, "Ultra-low power single-wall carbon nanotube interconnects for subthreshold circuits," IEEE Trans. Nanotechnol., vol. 10, no. 1, pp. 99-101, Jan. 2011.
13. A. Ceyhan and A. Naeemi, "Multi-level interconnect networks for the end of the roadmap: Conventional Cu/low-k and emerging carbon based interconnects," IEEE IITC, May 2011, pp. 1-3.
14. V. Kumar, S. Rakheja, and A. Naeemi, "Performance and energy-per-bit modeling of multilayer graphene nanoribbon conductors," IEEE Trans. Electron Devices, vol. 59, no. 10, pp. 2753-2761, Oct. 2012.
15. S. Rakheja, V. Kumar, and A. Naeemi, "Evaluation of the potential performance of graphene nanoribbons as on-chip interconnects," The Proceedings of the IEEE, July 2013.
16. J. Deng, and H.-S. P. Wong, "A compact SPICE model for carbon nanotube field effect transistors including nonidealities and its application-part II: Full device model and circuit performance benchmarking," IEEE Trans. Electron Devices, vol. 54, no.12, pp. 3195-3205, Dec. 2007.
17. B. Yu et al., "FinFET scaling to 10 nm gate length," Intl. Electron Devices Meeting, Dec. 2002, pp. 251-254.
18. A. C. Seabaugh, and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," Proceedings of the IEEE, vol. 98, no.12, Dec 2010.
19. A. Ceyhan and A. Naeemi, "Impact of conventional and emerging interconnects on the circuit performances of various post-CMOS devices," Intl. Symp. Quality Electronic Design (ISQED), pp. 203-209, Mar. 2013.
20. W. Zhou et al., "Synthesis of high-density large-diameter, and aligned single-walled carbon nanotubes by multiplecycle growth methods," ACS Nano, vol. 5, no. 5, pp. 3849-3857, 2011.
21. J. Zhang et al., "Carbon nanotube electronics-materials, devices, circuits design, modeling, and performance projection," International Electron Devices Meeting, Washington, DC, USA, Dec. 2011, pp. 23.1.1-23.1.4.
22. M. Hosomi et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram," in IEDM Technical Digest, IEEE, December 2005.
23. B. Behin-Aein et al., "Proposal for an all-spin logic device with built-in memory," Nature Nanotechnology, vol. 5, February 2010.
24. S. Rakheja, S.-C. Chang, and A. Naeemi, "Impact of dimensional scaling and size effects on spin transport in copper and aluminum interconnects," IEEE Transactions on Electron Devices, vol. 60, no. 11, pp. 3913-3919, 2013.
25. S. Manipatruni, D.E. Nikonov, and I.A. Young, "All spin nanomagnetic state elements," Applied Physics Letters, vol. 103, 063503, 2013.
26. P. Bonhomme et al., "Circuit simulation of magnetization dynamics and spin transport (accepted)," IEEE Transactions on Electron Devices.
27. A. Mayadas and M. Shatzkes, "Electrical-resistivity model for poly-crystalline films: the case of arbitrary reflection at external surfaces," Physical Review B, vol. 1, no. 4, p. 9, 1970.
28. E. Sondheimer, "Mean free path of electrons in metals," Advances in Physics (Quarterly Supplement of Philosophical Magazine), vol. 1, no. 1, 1952.
29. R. M. Iraei et al., "Impact of Dimensional Scaling and Size Effects on Beyond CMOS All-Spin Logic Interconnects", to appear in IITC.
30. K. S. Novoselov, et al. "Electric field effect in atomically thin carbon films." Science 306.5696 (2004): 666-669.
31. C. Tegenkamp et al., "Exceptional ballistic transport in epitaxial graphene nanoribbons." Bulletin of the American Physical Society (2014).
32. L. Wang et al., "One-dimensional electrical contact to a twodimensional material." Science 342.6158 (2013): 614-617.
33. Y. Sui and J. Appenzeller. "Screening and interlayer coupling in multilayer graphene field-effect transistors." Nano letters 9.8 (2009): 2973-2977.
34. J. Fabian et al., "Spin relaxation of conduction electrons," Journal of Vacuum Science & Technology Microelectronics and Nanometer Structures, 17(4), 1708-1715, 1999.
35. Y. L. Kim et al., "Highly aligned scalable platinumdecorated single wall carbon nanotube arrays for nanoscale electrical interconnects," ACS Nano, vol.3, no. 9, pp. 2818-2826, 2009.