DTune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects

Proceedings - Design Automation Conference

Volumn , Issue , 2014, Pages

  Rehman, Semeen ^a   Kriebel, Florian ^a   Sun, Duo ^a   Shafique, Muhammad ^a   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; RADIATION HARDENING;

AGING-INDUCED EFFECTS; MANY-CORE PROCESSORS; PERFORMANCE CONSTRAINTS; PERFORMANCE DEGRADATION; PERFORMANCE PROPERTIES; PERFORMANCE VARIATIONS; REDUNDANT MULTITHREADING; STATE-OF-THE-ART TECHNIQUES;

RELIABILITY;

EID: 84903145549     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2593069.2593127     Document Type: Conference Paper

References (31)

1. J. Henkel, L. Bauer, N. Dutt, P. Gupta, S. Nassif, M. Shafique, M. Tahoori, N. Wehn, "Reliable On-Chip Systems in the Nano-Era: Lessons Learnt and Future Trends", IEEE Design Automation Conference (DAC), 2013.
2. Int'l technology roadmap for semiconductors, 2009.
3. S. Herbert, S. Garg, D. Marculescu, "Exploiting process variability in voltage/frequency control", IEEE TVLSI, 20(8):1392-1404, 2012.
4. B. Raghunathan, Y. Turakhia, S. Garg, D. Marculescu, "Cherry- Picking: Exploiting Process Variations in Dark-Silicon Homogeneous Chip Multi-Processors", IEEE DATE, pp. 39-44, 2013.
5. S. Herbert, D. Marculescu, "Characterizing chip-multiprocessor variability-tolerance", IEEE DAC, pp. 313-318, 2008.
6. K K.Rangan, M. Powell, G.-Y. Wei, D. Brooks, "Achieving Uniform Performance and Maximizing Throughput in the Presence of Heterogeneity", IEEE HPCA, pp. 3-14, 2011.
7. L. Lin, Wayne Burleson, "Analysis and Mitigation of Process Variation Impacts on Power-Attack Tolerance", IEEE DAC, pp. 238-243, 2009.
8. K.A. Bowman, S.G. Duvall, J.D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration", IEEE Journal of Solid-State Circuits, 37(2):183-190, 2002. (Pubitemid 34278433
9. R. Zheng et al., "Circuit Aging Prediction for Low Power Operation", CICC, pp. 427-430, 2009.
10. J. Henkel, T. Ebi, H. Amrouch, H. Khdr, "Thermal management for dependable on-chip systems", ASP-DAC, pp. 113-118, 2013.
11. I. Kadayif, M. Kandemir, I. Kolcu, "Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors", IEEE DATE, pp. 1158-1163, 2004.
12. K. Srinivasan, K. S. Chatha, "Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints", Integration VLSI, vol. 40, no.3, 2007.
13. A. Masrur, et al., "Schedulability Analysis for Processors with Aging-Aware Automatic Frequency Scaling", IEEE (RTCSA), 2012.
14. J. B. Velamala, K. Sutaria, T. Sato, Y. Cao, "Physics matters: statistical aging prediction under trapping/detrapping", IEEE DAC, pp. 139-144, 2012.
15. R. Vadlamani, J. Zhao, W. Burleson, R. Tessier, "Multicore soft error rate stabilization using adaptive dual modular redundancy", IEEE DATE, pp. 27-32, 2010.
16. J. Hu, S. Wang, S. G. Ziavras, "In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability," IEEE DSN, pp. 281-290, 2006.
17. M. Shafique, S. Rehman, P. V. Aceituno, J. Henkel, "Exploiting Program-Level Masking and Error Propagation for Constrained Reliability Optimization", IEEE DAC, 2013.
18. S. Rehman, M. Shafique, P. V. Aceituno, F. Kriebel, J.-J. Chen, J. Henkel, "Leveraging Variable Function Resilience for Selective Software Reliability on Unreliable Hardware", IEEE DATE, pp. 1759-1764, 2013.
19. S. Rehman, M. Shafique, F. Kriebel, J. Henkel, "Reliable software for unreliable hardware: Embedded code generation aiming at reliability", IEEE Codess+ISSS, pp. 237-246, 2011.
20. S. Rehman, M. Shafique, J. Henkel, "Instruction Scheduling for Reliability-Aware Compilation", IEEE DAC, pp. 1288-1296, 2012.
21. S. Rehman. A. Toma, F. Kriebel, M. Shafique, J.-J. Chen, J. Henkel, "Reliable Code Generation and Execution on Unreliable Hardware under Joint Functional and Timing Reliability Considerations", IEEE RTAS, pp. 273-282, 2013.
22. J. C. Smolens, B. T. Gold, B. Falsafi, J. C. Hoe, "Reunion: complexity-effective multicore redundancy", IEEE MICRO, pp. 223-234, 2006.
23. A.Shye, T. Moseley, V. Janapa Reddi, J. Blomstedt, D. A. Connors, "Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance", IEEE DSN, pp. 297-306, 2007.
24. T. Li, M. Shafique, S. Rehman, J. A. Ambrose, J. Henkel, S. Parameswaran, "DHASER: Dynamic Heterogeneous Adaptation for Soft-Error Resiliency in ASIP-based Multi-core Systems", IEEE ICCAD, pp. 646-653, 2013.
25. S K. Reinhardt, S. S. Mukherjee, "Transient Fault Detection via Simultaneous Multithreading", IEEE ISCA, pp. 25-34, 2000.
26. S. S. Mukherjee, M. Kontz, S. K. Reinhardt, "Detailed design and evaluation of redundant multithreading alternatives", IEEE ISCA, pp. 99-110, 2002.
27. S. Rehman M. Shafique, F. Kriebel, J. Henkel, "Compiler-Driven Dynamic Reliability Management for On-Chip Systems under Variabilities", IEEE DATE, 2014.
28. J. Xiong, V. Zolotov, L. He, "Robust extraction of spatial correlation", IEEE TCAD, 26(4):619-631, 2007. (Pubitemid 46479737
29. M.A. Alam, S. Mahapatra, "A comprehensive model of pmos nbti degradation", Microelectronics Reliability, pp. 71-81, 2005.
30. Flux calculator: www.seutest.com/cgi-bin/FluxCalculator.cgi.
31. CES Aging Estimation Tools: http://ces.itec.kit.edu/download/