Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2013, Pages 273-282

  Rehman, Semeen ^a   Toma, Anas ^a   Kriebel, Florian ^a   Shafique, Muhammad ^a   Chen, Jian Jia ^a   Henkel, Jorg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS AND EVALUATION; APPLICATION FUNCTIONS; DYNAMIC VERSION SELECTIONS; FUNCTIONAL CORRECTNESS; LINEAR COMBINATIONS; PERFORMANCE AND RELIABILITIES; RELIABLE EMBEDDED SYSTEMS; UNRELIABLE HARDWARES;

COMPUTER SOFTWARE; EMBEDDED SYSTEMS; NETWORK COMPONENTS; OPTIMIZATION; PROGRAM COMPILERS; VIDEO SIGNAL PROCESSING;

RELIABILITY ANALYSIS;

EID: 84881094005     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2013.6531099     Document Type: Conference Paper

References (26)

1. Flux calculator. http://www.seutest.com/cgi-bin/FluxCalculator.cgi.
2. AMD. AMD PhenomTM II Processor Product Data Sheet 2010.
3. H. Aydin, R. G. Melhem, and D. Mossé. Tolerating faults while maximizing reward. In ECRTS, pages 219-226, 2000.
4. R. Baumann. Radiation-induced soft errors in advanced semiconductor technologies. Device and Materials Reliability, IEEE Transactions on, 5(3):305 - 316, sept. 2005.
5. A. Dunkels, N. Finne, J. Eriksson, and T. Voigt. Run-time dynamic linking for reprogramming wireless sensor networks. In SenSys, pages 15-28, 2006.
6. D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim, and K. Flautner. Razor: circuit-level correction of timing errors for lowpower operation. Micro, IEEE, 24(6):10 -20, nov.-dec. 2004.
7. X. Fu, W. Zhang, T. Li, and J. Fortes. Optimizing issue queue reliability to soft errors on simultaneous multithreaded architectures. In Parallel Processing, 2008. ICPP '08. 37th International Conference on, pages 190 -197, sept. 2008.
8. C.-C. Han, K. G. Shin, and J. Wu. A fault-tolerant scheduling algorithm for real-time periodic tasks with possible software faults. IEEE Trans. Comput., 52(3):362-372, 2003.
9. A. Heinig, M. Engel, F. Schmoll, and P. Marwedel. Improving transient memory fault resilience of an h.264 decoder. In ESTImedia, pages 121- 130, 2010.
10. J. Hu, F. Li, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. Irwin. Compiler-directed instruction duplication for soft error detection. In Design, Automation and Test in Europe, 2005. Proceedings, pages 1056 - 1057 Vol. 2, 2005.
11. IBM. IBM XIV Storage System cache. http://publib.boulder.ibm.com/ infocenter/ibmxiv/r2/index.jsp.
12. V. Izosimov, P. Eles, and Z. Peng. Value-based scheduling of distributed fault-tolerant real-time systems with soft and hard timing constraints. In ESTImedia, pages 31-40, 2010.
13. V. Izosimov, I. Polian, P. Pop, P. Eles, and Z. Peng. Analysis and optimization of fault-tolerant embedded systems with hardened processors. In DATE, pages 682-687, 2009.
14. V. Izosimov, P. Pop, P. Eles, and Z. Peng. Synthesis of fault-tolerant embedded systems with checkpointing and replication. In DELTA, pages 440-447, 2006.
15. Y. Liu, H. Liang, and K. Wu. Scheduling for energy efficiency and fault tolerance in hard real-time systems. In DATE, pages 1444-1449, 2010.
16. A. Masrur, P. Kindt, M. Becker, S. Chakraborty, V. Kleeberger, M. Barke, and U. Schlichtmann. Schedulability analysis for processors with aging-aware autonomic frequency scaling. In Proceedings of the 18th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), Seoul, Korea, 2012.
17. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 29-, 2003.
18. N. Oh, P. Shirvani, and E. McCluskey. Error detection by duplicated instructions in super-scalar processors. Reliability, IEEE Transactions on, 51(1):63 -75, mar 2002.
19. S. Rehman, M. Shafique, and J. Henkel. Instruction scheduling for reliability-aware compilation. In 49th Design Automation Conference (DAC), pages 1292-1300, 2012.
20. S. Rehman, M. Shafique, F. Kriebel, and J. Henkel. Reliable software for unreliable hardware: embedded code generation aiming at reliability. In CODES+ISSS, pages pp. 237-246, 2011.
21. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. S. Mukherjee. Software-controlled fault tolerance. ACM Trans. Archit. Code Optim., 2(4):366-396, Dec. 2005.
22. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In Dependable Systems and Networks, 2002. DSN 2002. Proceedings. International Conference on, pages 389 - 398, 2002.
23. R. Vadlamani, J. Zhao,W. P. Burleson, and R. Tessier. Multicore soft error rate stabilization using adaptive dual modular redundancy. In DATE, pages 27-32, 2010.
24. R. Venkatasubramanian, J. Hayes, and B. Murray. Low-cost on-line fault detection using control flow assertions. In On-Line Testing Symposium, 2003. IOLTS 2003. 9th IEEE, pages 137 - 143, july 2003.
25. J. Yan and W. Zhang. Compiler-guided register reliability improvement against soft errors. In Proceedings of the 5th ACM international conference on Embedded software (EMSOFT), pages 203-209, 2005.
26. D. Zhu, H. Aydin, and J.-J. Chen. Optimistic reliability aware energy management for real-time tasks with probabilistic execution times. In IEEE Real-Time Systems Symposium, pages 313-322, 2008.