A 515 nW, 0-18 dB programmable gain analog-to-digital converter for in-channel neural recording interfaces

IEEE Transactions on Biomedical Circuits and Systems

Volumn 8, Issue 3, 2014, Pages 358-370

  Rodriguez Pérez, Alberto ^a   Delgado Restituto, Manuel ^a   Medeiro, Fernando ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

Analog to digital converter (ADC); binary search algorithm; biomedical; low power; low voltage; mismatch; programmable gain amplifier (PGA); successive approximation; switched capacitor (SC) circuits

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITORS; DATA HANDLING; FEATURE EXTRACTION; LEARNING ALGORITHMS; LOW POWER ELECTRONICS; NEURONS; PROGRAMMED CONTROL SYSTEMS;

ANALOG TO DIGITAL CONVERTERS; BINARY SEARCH ALGORITHM; BIOMEDICAL; LOW POWER; LOW-VOLTAGE; MISMATCH; PROGRAMMABLE GAIN AMPLIFIER; SUCCESSIVE APPROXIMATIONS; SWITCHED CAPACITOR CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

ALGORITHM; ANALOG DIGITAL CONVERTER; ANIMAL; DEVICES; MACACA; MOTOR CORTEX; NERVE CELL; NEUROPHYSIOLOGY; PHYSIOLOGY;

ALGORITHMS; ANALOG-DIGITAL CONVERSION; ANIMALS; MACACA; MOTOR CORTEX; NEURONS; NEUROPHYSIOLOGY;

EID: 84902293369     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2013.2270180     Document Type: Article

References (36)

1. K. Al-Ashmouny, C. Sun-Il, and Y. Euisik, "A 4 uw/ch analog front-end module with moderate inversion and power-scalable sampling operation for 3-D neural microsystems," in Proc. IEEE Biomedical Circuits and Systems Conf., 2011, pp. 1-4.
2. L. Wen-Sin, Z. Xiaodan, and L. Yong, "A 0. 5-v 1. 13 uw/channel neural recording interface with digitalmultiplexing scheme," Proc. IEEE Eur. Solid-State Circuits Conf., pp. 219-222, 2011.
3. W. Wattanapanitch and R. Sarpeshkar, "A low-power 32-channel digitally programmable neural recording integrated circuit," IEEE Trans. Biomed. Circuits Syst., vol. 5, no. 6, pp. 592-602, Dec. 2011.
4. L. Wen-Sin, Z. Xiaodan, Y. Libin, and L. Yong, "A 1-v 60-uw 16-channel interface chip for implantable neural recording," in Proc. IEEE Custom Integrated Circuits Conf., 2009, pp. 507-510.
5. R. F. Yazicioglu, K. Sunyoung, T. Torfs, P. Merken, and C. V. Hoof, "A 30 uw analog signal processor ASIC for biomedical signal monitoring," in Proc. IEEE Int. Solid-State Circuits Conf., 2010, pp. 124-125.
6. A. M. Sodagar, G. E. Perlin, Y. Ying, K. Najafi, and K. D. Wise, "An implantable 64-channel wireless microsystem for single-unit neural recording," IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2591-2604, 2009.
7. Y. Perelman and R. Ginosar, "An integrated system for multichannel neuronal recording with spike/lfp separation, integrated a/d conversion and threshold detection," IEEE Trans. Biomed. Eng., vol. 54, no. 1, pp. 130-137, 2007.
8. R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, 2007.
9. B. Gosselin, A. E. Ayoub, J. F. Roy,M. Sawan, F. Lepore, A. Chaudhuri, and D. Guitton, "A mixed-signal multichip neural recording interface with bandwidth reduction," IEEE Trans. Biomed. Circuits, vol. 3, no. 3, pp. 129-141, 2009.
10. C. Sun-Il, K. AlAshmouny,M. McCormick, C. Yu-Chih, andY. Euisik, "Biobolt: A minimally-invasive neural interface for wireless epidural recording by intra-skin communication," in Proc. Symp. VLSI Circuits, 2011, pp. 146-147.
11. G. Hua, R. M. Walker, P. Nuyujukian, K. A. A. Makinwa, K. V. Shenoy, B. Murmann, and T. H. Meng, "Hermese: A 96-channel full data rate direct neural interface in 0. 13 um CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 4, pp. 1043-1055, 2012.
12. K. Abdelhalim, H. M. Jafari, L. Kokarovtseva, J. L. P. Velazquez, and R. Genov, "64-channel uwb wireless neural vector analyzer and phase synchrony-triggered stimulator SoC," Proc. IEEE Eur. Solid-State Circuits Conf., pp. 281-284, 2012.
13. R. Hyo-Gyuem, J. Jaehun, J. A. Fredenburg, S. Dodani, P. Patil, and M. P. Flynn, "A wirelessly powered log-based closed-loop deep brain stimulation soc with two-way wireless telemetry for treatment of neurological disorders," in Proc. Symp. VLSI Circuits, 2012, pp. 70-71.
14. J. Yoo, Y. Long, D. El-Damak, M. B. Altaf, A. Shoeb, Y. Hoi-Jun, and A. Chandrakasan, "An 8-channel scalable eeg acquisition soc with fully integrated patient-specific seizure classification and recording processor," in Proc. IEEE Int. Solid-State Circuits Conf., 2012, pp. 292-294.
15. R. Muller, S. Gambini, and J. M. Rabaey, "A 0. 013 mm2 5 uw, DC-coupled neural signal acquisition IC with 0. 5 v supply," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 232-243, 2012.
16. M. Azin, D. J. Guggenmos, S. Barbay, R. J. Nudo, and P. Mohseni, "A battery-powered activity-dependent intracortical microstimulation IC for brain-machine-brain interface," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 731-745, 2011.
17. F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-channel fully differential digital integrated neural recording and stimulation interface," IEEE Trans. Biomed. Circuits, vol. 4, no. 3, pp. 149-161, 2010.
18. Z. Xiaodan, X. Xiaoyuan, Y. Libin, and L. Yong, "A 1-v 450-NWfully integrated programmable biomedical sensor interface chip," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1067-1077, 2009.
19. J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, "A 0. 5-v 1 uw successive approximation ADC," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1261-1265, 2003.
20. M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultralow-energy ADC for smart dust," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129, 2003.
21. H. Hao-Chiao and L. Guo-Ming, "A 65-fj/conversion-step 0. 9-v 200-ks/s rail-to-rail 8-bit successive approximation ADC," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2161-2168, 2007.
22. N. Verma and A. P. Chandrakasan, "An ultra lowenergy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes," IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1196-1205, 2007.
23. Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, S.-P. U. R. Martins, and F. Maloberti, "A 10-bit 100-ms/s reference-free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, Jun. 2010.
24. M. Yip and A. Chandrakasan, "A resolution-reconfigurable 5-to-10 b 0. 4-to-1 v power scalable SAR ADC," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2011, pp. 190-192.
25. L. Seon-Kyoo, P. Seung-Jin, P. Hong-June, and S. Jae-Yoon, "A 21 fj/conversion-step 100 ks/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface," IEEE J. Solid-State Circuits, vol. 46, no. 3, pp. 651-659, 2011.
26. Z. Dai, A. Bhide, and A. Alvandpour, "A 53-nw 9. 1-ENOB 1-ks/s SAR ADC in 0. 13 um CMOS for medical implant devices," IEEE J. Solid-State Circuits, vol. 47, no. 7, pp. 1585-1593, 2012.
27. C. Sun-Il, K. Al-Ashmouny, and Y. Euisik, "A 0. 5 v 20 fj/conversionstep rail-to-rail SAR ADC with programmable time-delayed control units for low-power biomedical application," in Proc. IEEE Eur. Solid-State Circuits Conf., 2011, pp. 339-342.
28. A. Rodríguez-Pérez, J. Masuch, J. A. Rodríguez- Rodríguez, M. Delgado-Restituto, and A. Rodríguez-Vázquez, "A 64-channel inductively-powered neural recording sensor array," in Proc. IEEE Biomedical Circuits and Syst. Conf., 2012, pp. 228-231.
29. M. Dessouky and A. Kaiser, "Input switch configuration suitable for rail-to-rail operation of switched op amp circuits," Electron. Lett., vol. 35, no. 1, pp. 8-10, Jan. 1999.
30. K.-L. Lee and R. G. Meyer, "Low-distortion switched-capacitor filter design techniques," IEEE J. Solid-State Circuits, vol. 20, no. 6, pp. 1103-1113, 1985.
31. M. Gustavsson, J. Wikner, and N. Tan, CMOS Data Converters for Communications. Boston, MA, USA: Kluwer, 2000.
32. F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vazquez, and J. Huertas, "Modeling opamp-induced harmonic distortion for switched-capacitor sigma-delta modulator design," in Proc. IEEE Int. Symp. Circuits and Systems, Jun. 1994, vol. 5, pp. 445-448.
33. C. Enz, F. Krummernacher, and E. Vittoz, "An analytical MOS transistor model valid for all regions of operation and dedicated to low-voltage low-current applications," Analog Integr. Circuits Syst. Process. J., vol. 8, pp. 83-114, Jul. 1995.
34. R. R. del Rio, F. Medeiro, B. Perez-Verdu, J. de la Rosa, and A. Rodriguez-Vazquez, CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom. Error Analysis and Practical Design. NewYork, NY, USA: Springer, 2006.
35. Cerebus system [Online]. Available: http://www. blackrockmicro. com
36. R. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Select. Areas Commun., vol. 17, no. 4, pp. 539-550, 1999.