BioBolt: A minimally-invasive neural interface for wireless epidural recording by intra-skin communication

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue , 2011, Pages 146-147

  Chang, Sun Il ^a   Alashmouny, Khaled ^a   McCormick, Mike ^a   Chen, Yu Chih ^a   Yoon, Euisik ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

BioBolt; epidural recording; intra skin communication; low noise; Low power; preamplifier; SAR ADC

Indexed keywords

BIOBOLT; EPIDURAL RECORDING; INTRA-SKIN COMMUNICATION; LOW NOISE; LOW POWER; PREAMPLIFIER; SAR ADC;

VLSI CIRCUITS;

EID: 80052655549     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. M. W. Slutzky, L. R. Jordan, and L. E. Miller, "Optimal spatial resolution of epidural and subdural electrode arrays for brain-machine interface applications," in Engineering in Medicine and Biology Society, 2008. EMBS 2008. 30th Annual International Conference of the IEEE, 2008, pp. 3771-3774.
2. D. Boatman-Reich, P. J. Franaszczuk, A. Korzeniewska, B. Caffo, E. K. Ritzl, et al., "Quantifying auditory event-related responses in multichannel human intracranial recordings," Frontiers in Computational Neuroscience, vol. 4, p. 12, 2010-March-19 2010.
3. R. Harrison, P. Watkins, R. Kier, R. Lovejoy, D. Black, et al., "A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System," Solid-State Circuits, IEEE Journal of, vol. 42, p. 123, 2007.
4. S. B. Lee, H.-M. Lee, M. Kiani, U.-M. Jow, and M. Ghovanloo, "An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, 2010, pp. 120-121.
5. T. Zimmerman, "Personal area networks (PAN): Near-field intra-body communication," Massachusetts Institute of Technology, 1995.
6. K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 300 nW, 15 ppm/°C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs," Solid-State Circuits, IEEE Journal of, vol. 44, pp. 2047-2054, 2009.
7. E. Camacho-Galeano, C. Galup-Montoro, and M. Schneider, "A 2-nW 1.1-V self-biased current reference in CMOS technology," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, pp. 61-65, 2005. (Pubitemid 40319478)