HermesE: A 96-channel full data rate direct neural interface in 0.13 μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 4, 2012, Pages 1043-1055

  Gao, Hua ^a   Walker, Ross M ^a   Nuyujukian, Paul ^a   Makinwa, Kofi A A ^b   Shenoy, Krishna V ^c   Murmann, Boris ^a   Meng, Teresa H ^a  

^a Stanford University   (United States)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c STANFORD UNIVERSITY   (United States)

Author keywords

Biosignal conditioning; boxcar sampling; charge sampling; high channel count; low noise; low power; neural interface; switched capacitor; windowed integrator

Indexed keywords

BIOSIGNALS; CHANNEL COUNT; CHARGE SAMPLING; LOW NOISE; LOW POWER; NEURAL INTERFACES; SWITCHED CAPACITOR; WINDOWED INTEGRATOR;

FREQUENCY RESPONSE; MICROELECTRODES; VLSI CIRCUITS;

CAPACITORS;

EID: 84859721360     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2185338     Document Type: Conference Paper

References (38)

1. J. Donoghue, J. Sanes, N. Hatsopoulos, and G. Gyngyi, "Neural discharge and local field potential oscillations in primate motor cortex during voluntary movements," J. Neurophysiol., vol. 79, no. 1, pp. 159-173, Jan. 1998. (Pubitemid 28133809)
2. V. Gilja, C. A. Chestek, P. Nuyujukian, J. D. Foster, and K. V. Shenoy, "Autonomous head-mounted electrophysiology systems for freely-behaving primates," Curr. Opin. Neurobiol., vol. 20, no. 5, pp. 676-686, Oct. 2010.
3. L. R. Hochberg, M. D. Serruya, G. M. Friehs, J. A. Mukand, M. Saleh, A. H. Caplan, A. Branner, D. Chen, R. D. Penn, and J. P. Donoghue, "Neuronal ensemble control of prosthetic devices by a human with tetraplegia," Nature, vol. 442, no. 7099, pp. 164-171, Jul. 2006. (Pubitemid 44086558)
4. A. B. Schwartz, "Cortical neural prosthetics," Annu. Rev. Neurosci., vol. 27, pp. 487-507, Jul. 2004. (Pubitemid 39050411)
5. R. R. Harrison, R. J. Kier, C. A. Chestek, V. Gilja, P. Nuyujukian, S. I. Ryu, B. Gregor, F. Solzbacher, and K. V. Shenoy, "Wireless neural recording with single low-power integrated circuit," IEEE Trans. Neural Syst. Rehab. Eng., vol. 17, no. 4, pp. 322-329, Aug. 2009.
6. H. Miranda, V. Gilja, C. A. Chestek, K. V. Shenoy, and T. H. Meng, "HermesD: A high-rate long-range wireless transmission system for simultaneous multichannel neural recording applications," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 3, pp. 181-191, Jun. 2010.
7. M. Chae, W. Liu, Z. Yang, T. Chen, J. Kim, M. Sivaprakasam, and M. Yuce, "A 128-channel 6 mW wireless neural recording IC with on-the-fly spike sorting and UWB transmitter," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2008, pp. 146-147.
8. F. Shahrokhi, K. Abdelhalim, D. Serletis, P. Carlen, and R. Genov, "The 128-channel fully differential digital integrated neural recording and stimulation interface," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 3, pp. 149-161, Jun. 2010.
9. C. Qian, J. Parramon, and E. Sanchez-Sinencio, "A micropower lownoise neural recording front-end circuit for epileptic seizure detection," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1392-1405, Jun. 2011.
10. J. Lee, H. G. Rhew, D. R. Kipke, and M. P. Flynn, "A 64 channel programmable closed-loop neurostimulator with 8 channel neural amplifier and logarithmic ADC," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1935-1945, Sep. 2010.
11. M. M. Churchland, J. P. Cunningham, M. T. Kaufman, S. I. Ryu, and K. V. Shenoy, "Cortical preparatory activity: Representation of movement or first cog in a dynamical machine?," Neuron, vol. 68, no. 3, pp. 387-400, Nov. 2010.
12. G. Santhanam, M. Linderman, V. Gilja, A. Afshar, S. Ryu, T. Meng, and K. Shenoy, "HermesB: A continuous neural recording system for freely behaving primates," IEEE Trans. Biomed. Eng., vol. 54, no. 11, pp. 2037-2050, Nov. 2007. (Pubitemid 350006065)
13. C. A. Chestek, V. Gilja, P. Nuyujukian, R. Kier, F. Solzbacher, S. Ryu, R. Harrison, and K. V. Shenoy, "HermesC: Low-power wireless neural recording system for freely moving primates," IEEE Trans. Neural Syst. Rehab. Eng., vol. 17, no. 4, pp. 330-338, Aug. 2009.
14. R. M. Walker, H. Gao, P. Nuyujukian, K. Makinwa, K. V. Shenoy, T. H. Meng, and B. Murmann, "A 96-channel full data rate direct neural interface in 0.13 CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2011, pp. 144-145.
15. H. Miranda and T. H. Meng, "A programmable pulse UWB transmitter with 34% energy efficiency for multichannel neuro-recording systems," in Proc. IEEE CICC, 2010, pp. 1-4.
16. M. S. Lewicki, "A review of methods for spike sorting: The detection and classification of neural action potentials," Network, vol. 9, no. 4, pp. R53-R78, Nov. 1998. (Pubitemid 128692538)
17. R. C. Gesteland, B. Howland, J. Y. Lettvin, and W. H. Pitts, "Comments on microelectrodes," Proc. IRE, vol. 47, no. 11, pp. 1856-1862, Nov. 1959.
18. R. R. Harrison, "The design of integrated circuits to observe brain activity," Proc. IEEE, vol. 96, no. 7, pp. 1203-1216, Jul. 2008.
19. C. T. Nordhausen, P. J. Rousche, and R. A. Normann, "Optimizing recording capabilities of the Utah Intracortical Electrode Array," Brain Res., vol. 637, no. 1-2, pp. 27-36, Feb. 1994. (Pubitemid 24061028)
20. M. S. Chae, W. Liu, and M. Sivaprakasam, "Design optimization for integrated neural recording systems," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 1931-1939, Sep. 2008.
21. W. Wattanapanitch, "An ultra-low-power neural recording amplifier and its use in adaptively-biased multi-amplifier arrays," M.S. thesis, Dept. Elect. Eng. Comput. Sci., MIT, Cambridge, MA, 2007.
22. R. R. Harrison, P. T.Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007. (Pubitemid 46103876)
23. F. Shahrokhi, K. Abdelhalim, and R. Genov, "128-channel fully differential digital neural recording and stimulation interface," in Proc. IEEE ISCAS, 2009, pp. 1249-1252.
24. R. Gregorian and G. T. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986, pp. 280-296.
25. L. R. Carley and T. Mukherjee, "High-speed low-power integrating CMOS sample-and-hold amplifier architecture," in Proc. IEEE CICC, 1995, pp. 543-546.
26. A. Mirzaei, S. Chehrazi, R. Bagheri, and A. A. Abidi, "Analysis of firstorder anti-aliasing integration sampler," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 10, pp. 2994-3005, Nov. 2008.
27. J. Yuan, "A charge sampling mixer with embedded filter function for wireless applications," in Proc. 2nd Int. Conf.Microw.MillimeterWave Technol., 2000, pp. 315-318.
28. G. Xu and J. Yuan, "Performance analysis of general charge sampling," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 2, pp. 107-111, Feb. 2005. (Pubitemid 40319486)
29. J. L. Bohorquez, M. Yip, A. P. Chandrakasan, and J. L. Dawson, "A biomedical sensor interface with a sinc filter and interference cancellation," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 746-756, Apr. 2011.
30. C. D. Ezekwe and B. E. Boser, "A mode-matching closed-loop vibratory gyroscope readout interface with a 0.004 noise floor over a 50 Hz band," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 3039-3048, Dec. 2008.
31. C. D. Ezekwe, J. P. Vanderhaegen, X. Xing, and G. K. Balachandran, "A 6.7 sub-MHz-corner 14 b analog-to-digital interface for rail-to-rail precision voltage sensing," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2011, pp. 246-248.
32. P. Gray, P. Hurst, S. Lewis, and R. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001, p. 849.
33. W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 2, pp. 136-147, Jun. 2007. (Pubitemid 350141714)
34. J. L. McCreary and P. R. Gray, "All-MOS charge distribution analog-to-digital conversion techniques (Part I)," IEEE J. Solid-State Circuits, vol. 10, no. 6, pp. 371-379, Dec. 1975.
35. C. H. Diaz, D. D. Tang, and J. Y.-C. Sun, "CMOS technology for MS/RF SoC," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 557-566, Mar. 2003.
36. P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 6, pp. 1441-1454, Jul. 2008.
37. A. Nikoozadeh and B. Murmann, "An analysis of latch comparator offset due to load capacitor mismatch," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1398-1402, Dec. 2006. (Pubitemid 46443160)
38. M. S. J. Steyaert, W. M. C. Sansen, and C. Zhongyuan, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," IEEE J. Solid-State Circuits, vol. 22, no. 6, p. 1163-1168, Dec. 1987.