Emerging memories

European Solid-State Device Research Conference

Volumn , Issue , 2013, Pages 30-36

  Baldi, Livio ^a   Sandhu, Gurtej ^b  

^a RD Process Development Micron Semiconductor Italia   (Italy)

^b MICRON TECHNOLOGY INC   (United States)

Author keywords

array; emerging memory; PCM; RRAM; STRAM

Indexed keywords

PULSE CODE MODULATION;

ARRAY; EM TECHNOLOGIES; EMERGING MEMORY; MEMORY SYSTEMS; RRAM; STRAM;

RANDOM ACCESS STORAGE;

EID: 84902199244     PISSN: 19308876     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2013.6818813     Document Type: Conference Paper

References (25)

1. ITRS organization, www.itrs.org
2. H. Ishiwara, "Recent Progress in FET-type Ferroelectric Memories", IEDM Tech. Digest 2003, 10.3.
3. Sakai, Shigeki and R.Ilangovan, "Metal-ferroelectric-insulator- semiconductor memory FET with long retention and high endurance", in IEEE Electron Dev. Lett., 25, 2004, pp. 369-371.
4. T. Schenk et al., "Strontium Doped Hafnium Oxide Thin Films: Wide Process Window for Ferroelectric Memories", Proceedings of ESSDERC 2013, in press.
5. M. Durlam et al., "A 0.18μm 4Mb Toggling MRAM", IEDM Tech. Digest 2003, 34.6.
6. J. A. Katine, F. J. Albert, R. A. Buhrman, E. B. Myers and D. C. Ralph, "Current-Driven Magnetization Reversal and Spin-Wave Excitations in Co /Cu /Co Pillars", Phys. Rev. Lett. 84, 3149-3152 (2000)
7. S. Chung et al., "Fully integrated 54nm STT-RAM with the samllest bit cell dimension for high density memory applications", IEDM Tech. Digest 2010, pp. 304-307.
8. H.Numata et al., "Scalable Cell Technology using Domanin Wall Motion for High Speed MRAM", 2007 Symposium on VLSI Technology, pp. 220-221.
9. S. Parkin, "Shiftable Magnetic Shift Register and Method of Using the Same", USP 6.834,005 [2003]
10. R.Bez, "Chalcogenide PCM: a Memory Technology for Next Decade", IEDM Tech. Digest, 2009, pp. 89-92.
11. C.Villa, D.Mills, G.Barkley, H.Giduturi, S.Schippers and D.Vimercati, "A 45nm 1Gb 1.8V Phase-Change Memory", Digest of Techn. Papers, ISSCC 2010, pp. 270-271
12. F. Xiong, et al., "Integrating carbon based nanoelectronics with chalcogenide phase change memory", EDSSC 2010
13. DC. Kau et al., "A stacakeble cross point phase change memory", IEDM Tech. Digest 2009, pp.617-618
14. T.C.Chong et al., "Phase change random access memory cell with superlattice-like structure", Appl. Phys. Lett. 88, 122114 (2006)
15. R. Waser, R.Dittman, G.Staikov and K.Szot, "Redox-Based Resisitive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges", Advanced Materials, 2009, 21, 2632-2663
16. W-C. Chien et al., "A Novel High Performance WOx ReRAM Based on Thermally-induced Set Operation", 2013 Symposium on VLS Technology, pp. 100-101.
17. S. Yu, X.Guan, and H.-S.Ph.Wong "Conduction mechanism of TiN/HfOx/Pt resistive switching memory: A trap assisted-tunneling model", Appl. Phys. Lett. 99, 063507 (2011).
18. V.V.Zhirnov, R.Meade,R.K.Cavin and G.Sandhu, "Scaling limits of resistive memories", Nanotechnology 22 (2011) 254027.
19. K. Kamiya, M. Y. Yang, B. Magyari-Köpe, M. Niwa, Y. Nishi, and K. Shiraishi, "Physics in Designing Desirable ReRAM Stack Structure - Atomistic Recipes Based on Oxygen Chemical Potential Control and Charge Injection/Removal-", IEDM Tech. Digest 2012, pp. 479-481.
20. F.M.Lee et al., "A Novel Conducting Bridge Resistive Memory Using a Semiconducting Dynamic E-field Moderating Layer", 2013 Symposium on VLS Technology, pp. 104-105.
21. L.Cario, C.Vaju, B.Corraze, V.Guiot and E.Janod, "Electric-Field- Induced Resistive Switching in a Family of Mott Insulators: Towards a New Class of RRAM Memories", Advanced Materials, 22, 45, pp. 5193-5197
22. R. Mayer et al., "Oxide Dual-Layer Memory Element for Scalable Non-Volatile Cross-Point Memory Technology", ISSCC 2010 Digest of Tech. Papers, pp. 260-261.
23. J.C.Scott and L.D.Bozano, "Nonvolatile Memory Elements Based on Organic Materials", Advanced Materials,19, 11, pp1452-1463, (2007).
24. G.W.Burr et al., "Recovery dynamics and fast (sub-50ns) read operation with Access Devices for 3D Crosspoint Memory based on Mixed-Ionic-Electronic-Conduction (MIEC)", 2013 Symposium on VLS Technology, pp. 66-67.
25. S.Lai and T.Lowrey, "OUM - A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications", IEDM Tech. Digest 2001, 36.6