Scalable logging through emerging nonvolatile memory

Proceedings of the VLDB Endowment

Volumn 7, Issue 10, 2014, Pages 865-876

  Wang, Tianzheng ^a   Johnson, Ryan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RANDOM ACCESS STORAGE; NONVOLATILE STORAGE;

DESIGN PRINCIPLES; EMERGING NON-VOLATILE MEMORY; MULTI CORE; NON-VOLATILE MEMORY; NONVOLATILITY; PROCESSOR CACHE;

DISTRIBUTED DATABASE SYSTEMS;

EID: 84901757751     PISSN: None     EISSN: 21508097     Source Type: Conference Proceeding    
DOI: 10.14778/2732951.2732960     Document Type: Conference Paper

References (46)

1. AgigaTech. AGIGARAM non-volatile system, 2013.
2. Bhandari, K., Chakrabarti, D. R., and Boehm, H.-J. Implications of CPU caching on byte-addressable non-volatile memory programming. HP Technical Report HPL-2012-236, 2012.
3. Buck, D. A. Ferroelectrics for digital information storage and switching. MIT Report R-212, 1952.
4. Caulfield, A. M., et al. Understanding the impact of emerging non-volatile memories on high-performance, IO-intensive computing. SC, pp. 1-11, 2010.
5. Chen, S. FlashLogging: exploiting flash devices for synchronous logging performance. SIGMOD, pp. 73-86, 2009.
6. Chen, S., Gibbons, P. B., and Nath, S. Rethinking database algorithms for phase change memory. CIDR, pp. 21-31, 2011.
7. Cho, S. and Lee, H. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance. MICRO, pp. 347-357, 2009.
8. Coburn, J., et al. From ARIES to MARS: Transaction support for next-generation, solid-state drives. SOSP, pp. 197-212, 2013.
9. Condit, J., et al. Better I/O through byte-addressable, persistent memory. SOSP, pp. 133-146, 2009.
10. Fang, R., et al. High performance database logging using storage class memory. ICDE, pp. 1221-1231, 2011.
11. Gao, S., et al. PCMLogging: reducing transaction logging overhead with PCM. CIKM, pp. 2401-2404, 2011.
12. Gawlick, D. and Kinkade, D. Varieties of concurrency control in IMS/VS fast path. HP Technical Report TR-85.6, 1985.
13. Graefe, G. A survey of b-tree logging and recovery techniques. TODS, 37(1):1:1-1:35, 2012.
14. Hosomi, M., et al. A novel nonvolatile memory with spin torque transfer magnetization switching:spin-ram. IEDM, pp. 459-462, 2005.
15. Intel. Write Combining Memory Implementation Guidelines, 1998.
16. Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual, 2007.
17. Jiang, L., et al. Improving write operations in MLC phase change memory. HPCA, pp. 1-10, 2012.
18. Jog, A., et al. Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs. DAC, pp. 243-252, 2012.
19. Johnson, R., Pandis, I., and Ailamaki, A. Improving OLTP scalability using speculative lock inheritance. PVLDB, pp. 479-489, 2009.
20. Johnson, R., et al. Shore-MT: a scalable storage manager for the multicore era. EDBT, pp. 24-35, 2009.
21. Johnson, R., et al. Aether: a scalable approach to logging. PVLDB, pp. 681-692, 2010.
22. Johnson, R., et al. Scalability of write-ahead logging on multicore and multisocket hardware. VLDBJ, pp. 239-263, 2012.
23. Kawahara, T. Scalable spin-transfer torque RAM technology for normally-off computing. IEEE Design Test of Computers, 28(1):52-63, 2011.
24. Lamport, L. Time, clocks, and the ordering of events in a distributed system. CACM, pp. 558-565, 1978.
25. Lee, B. C., Ipek, E., Mutlu, O., and Burger, D. Architecting phase change memory as a scalable DRAM alternative. ISCA, pp. 2-13, 2009.
26. Lomet, D., Anderson, R., Rengarajan, T., and Spiro, P. How the Rdb/VMS data sharing system became fast, 1992.
27. Mellor, C. HP 100TB Memristor drives by 2018 if you're lucky, admits tech titan. The Register, 2013.
28. Mohan, C., et al. ARIES: a transaction recovery method supporting fine-granularity locking and partial roll backs using write-ahead logging. TODS, 17(1):94-162, 1992.
29. Narayanan, D. and Hodson, O. Whole-system persistence. ASPLOS, pp. 401-410, 2012.
30. Neuvonen, S., Wolski, A., Manner, M., and Raatikka, V. Telecom Application Transaction Processing Benchmark.
31. On, S. T., et al. Flag Commit: Supporting efficient transaction recovery in flash-based DBMSs. TKDE, 24(9):1624-1639, 2012.
32. Ooishi, M. Rohm demonstrates nonvolatile CPU, power consumption cut by 90%. Tech-On!, 2007.
33. Pandis, I., Johnson, R., Hardavellas, N., and Ailamaki, A. Data-oriented transaction execution. PVLDB, pp. 928-939, 2010.
34. Pandis, I., Tözün, P., Johnson, R., and Ailamaki, A. PLP: Page latch-free shared-everything OLTP. PVLDB, pp. 610-621, 2011.
35. Pelley, S., Wenisch, T. F., Gold, B. T., and Bridge, B. Storage management in the NVRAM era. PVLDB, pp. 121-132, 2014.
36. Qureshi, M. K., et al. Enhancing lifetime and security of PCM-based main memory with Start-gap wear leveling. MICRO, pp. 14-23, 2009.
37. Ramakrishnan, R. and Gehrke, J. Database Management Systems. McGraw-Hill, 3rd edn., 2002.
38. Saadeldeen, H., et al. Memristors for neural branch prediction: A case study in strict latency and write endurance challenges. CF, pp. 26:1-26:10, 2013.
39. Speer, J. and Kirchberg, M. C-ARIES: A multi-threaded version of the ARIES recovery algorithm. Database and Expert Systems Applications, pp. 319-328, 2007.
40. Stonebraker, M., et al. The end of an architectural era: (it's time for a complete rewrite). PVLDB, pp. 1150-1160, 2007.
41. Strukov, D. B., Snider, G. S., Stewart, D. R., and Williams, R. S. The missing memristor found. Nature, 453(7191):80-83, 2008.
42. Transaction Processing Performance Council. TPC benchmarks B and C.
43. Viking Technology. ArxCis-NV NVDIMM, 2013.
44. Wong, H. S. P., et al. Phase change memory. Proceedings of the IEEE, 98(12):2201-2227, 2010.
45. Zhao, J., et al. Kiln: closing the performance gap between systems with and without persistence support. MICRO, pp. 421-432, 2013.
46. Zhou, P., Zhao, B., Yang, J., and Zhang, Y. A durable and energy efficient main memory using phase change memory technology. ISCA, pp. 14-23, 2009.