In pursuit of instant gratification for FPGA design

2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings

Volumn , Issue , 2013, Pages

  Love, Andrew ^a   Zha, Wenwei ^a   Athanas, Peter ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; TOOLS;

BIT STREAM; FPGA DESIGN; INCREASED PRODUCTIVITY; INSTANT GRATIFICATION; PRIMARY OBJECTIVE; XILINX FPGA;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84898652778     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2013.6645505     Document Type: Conference Paper

References (28)

1. E. Hung, S. Wilton, "Limitations of incremental signal-tracing for FPGA debug," Field Programmable Logic and Applications (FPL 2012), pp.49-56, Aug. 2012
2. D. Grant and G. Lemieux, "A spatial computing architecture for implementing computational circuits," Microsystems and Nanoelectronics Research Conference, 2008, pp.41-44. 2008.
3. H. Mili, F. Mili, and A. Mili, "Reusing software: issues and research directions," IEEE Transactions of Software Engineering, vol 21, pp. 528-562, 1995.
4. W. Frakes and K. Kang, "Software Reuse Research: Status and Future", IEEE Transactions on Software Engineering, vol. 31, no. 7, 2005, pp. 529-536.
5. Convey-HC1 processor datasheet [Online]. Available: http://www. conveycomputer.com/Resources/HC- 1%20Data%20Sheet.pdf
6. N. Steiner, A. Wood, H. Shojaei, J. Couch, P. Athanas, and M. French, "Torc: Towards an Open-Source Tool Flow," in Proceedings of the 19th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ser. FPGA '11. New York, NY, USA: ACM, 2011.
7. R. Stroop, "Enhancing GNU Radio for Run-Time Assembly of FPGA-Based Accelerators," Master's Thesis, Virginia Tech, 2012. [Online]. Available: http://scholar.lib.vt.edu/theses/available/etd- 08082012-154538/
8. Xilinx, "UG640: System Generator for DSP," 2012. [Online]. Available: http://www.xilinx.com/support/documentation/sw-manuals/xilinx14 -4/sysgen-user.pdf
9. Impulse Accelerated Technologies, http://www.impulseaccelerated.com/
10. M. Lehky and S. Bilik, "Reducing FPGA design modification time," Proceedings of VHDL International Users' Forum, pp. 143-149, 1997.
11. V. Betz and J. Rose, "VPR: A New Packing, Placement and Routing Tool for FPGA Research," in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, 1997, pp. 213-222.
12. J. Cong and H Huang, "Depth Optimal incremental mapping for field programmable gate arrays," in Proc. ACM/IEEE Des. Autom. Conf., Los Angeles, CA, Jun. 2000, pp. 290-293.
13. M. Teslenko and E. Dubrova, "Hermes: LUT FGPA technology mapping algorithm for area minimization with optimum depth," ICCAD-2004, pp. 748-751, 2004.
14. D.P. Singh and S.D. Brown, "Incremental placement for layoutdriven optimizations on FPGAs," ICCAD-2002, pp. 752-759, 2002.
15. D. Leong and G.G.F. Lemieux, "Replace: An incremental placement algorithm for field programmable gate arrays," FPL 2009, pp. 154-161, 2009.
16. J.M. Emmert and D. Bhatia, "Incremental routing in FPGAs," ASIC 1998, pp. 217-221, 1998.
17. E. Keller, "Jroute: A Run-Time Routing API for FPGA Hardware," 7th Reconfigurable Architectures Workshop, pp 874-881, 2000.
18. E. Hortal and J. Lockwood, "Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs," In Proc. Field Programmable Logic.2004, 2004.
19. C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson, B. Hutchings, "HMFlow: Accelerated FPGA Compilation with Hard Macros for Rapid Prototyping," FCCM 11, pp. 117-124, May 2011.
20. Xilinx, "UG702: Partial Reconfiguration User Guide," 2010. [Online]. Available: http://www.xilinx.com/support/documentation/sw-manuals/ xilinx12 -1/ug702.pdf
21. P. Athanas, J. Bowen, T. Dunham, C. Patterson, J. Rice, M. Shelburne, J. Suris, M. Bucciero, J. Graf, "Wires on Demand: Run- Time Communication Synthesis for Reconfigurable Computing," in International Conference on Field Programmable Logic and Applications, pp. 513-516, 2007.
22. T. Frangieh, P. Athanas, " A design assembly framework for FPGA back-end acceleration," in Reconfigurable Computing and FPGAs (ReConFig 2012), pp. 1-6, 2012.
23. Xilinx, "UG191: Virtex-5 FPGA Configuration User Guide," 2012. [Online]. Available: http://www.xilinx.com/support/documentation/user-guides/ ug191.p df
24. D.P. Montminy, R.O. Baldwin, P.D. Williams, B.E. Mullins, "Using Relocatable Bitstreams for Fault Tolerance," Adaptive Hardware and Systems, 2007. AHS 2007. Second NASA/ESA Conference on, pp.701-708, 5-8 Aug. 2007.
25. T. Becker, W. Luk, P.Y.K. Cheung, "Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration," Field- Programmable Custom Computing Machines, 2007. FCCM 2007. 15th Annual IEEE Symposium on, pp.35-44, 23-25 April 2007.
26. C. Zeh, "Incremental Design Reuse with Partitions," Xilinx XAPP918 (v1.0), June 7, 2007. [Online]. Available: http://www.xilinx.com/ support/documentation/application-notes/xa pp918.pdf
27. GNU Radio Website. March 2013. [Online]. Available: http://www.gnuradio. org
28. R. Soni, N. Steiner, M. French, "Open-Source Bitstream Generation", FCCM 13, pp. TBD, April 2013.