Torc: Towards an open-source tool flow

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2011, Pages 41-44

  Steiner, Neil ^a   Wood, Aaron ^a,b   Shojaei, Hamid ^a,c   Couch, Jacob ^d   Athanas, Peter ^d   French, Matthew ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b University of Washington   (United States)

^c UNIVERSITY OF WISCONSIN MADISON   (United States)

^d VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

C++; EDIF; FPGA; Place; Route; Unpack; XDL; XDLRC

Indexed keywords

C++; EDIF; FPGA; PLACE; ROUTE; UNPACK; XDL; XDLRC;

ARCHITECTURE; COMPUTER AIDED DESIGN; EQUIPMENT; LOGIC GATES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79952934925     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1950413.1950425     Document Type: Conference Paper

References (11)

1. V. Betz and J. Rose. VPR: A new packing, placement and routing tool for FPGA research. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, FPL 1997, (London), September 1-3, volume 1304 of Lecture Notes in Computer Science, pages 213-222. Springer Verlag, 1997. (Pubitemid 127118755)
2. P. Bjesse, K. Claessen, M. Sheeran, and S. Singh. Lava: hardware design in Haskell. In ACM SIGPLAN Notices, volume 34, pages 174-184, New York, NY, 1999. ACM. (Pubitemid 129686028)
3. Electronic Industries Association. Electronic Design Interchange Format, 1988.
4. fpgaCAD. http://fpgacad.ece.wisc.edu.
5. S. Guccione, D. Levi, and P. Sundararajan. JBits: Java based interface for reconfigurable computing. In Proceedings of the Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference, MAPLD 1999, (Laurel, Maryland), September 28-30, 1999.
6. C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson, B. Hutchings, and M. Wirthlin. A library for low-level manipulation of partially placed-and-routed FPGA designs. Technical report, Brigham Young University, 2010.
7. D. Lewis, E. Ahmed, G. Baeckler, V. Betz, et al. The Stratix II logic and routing architecture. In Proceedings of the 2005 ACM/SIGDA 13th Annual International Symposium on Field-Programmable Gate Arrays, FPGA 2005 (Monterey, California), February 20-22, pages 14-20, 2005.
8. L. McMurchie and C. Ebeling. PathFinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the 1995 ACM 3rd International Symposium on Field-Programmable Gate Arrays, FPGA 1995, (Monterey, California), February 12-14, pages 111-117, 1995.
9. N. J. Nilsson. Principles of Artificial Intelligence. Tioga Publishing Company, Palo Alto, California, 1980.
10. N. Steiner and P. Athanas. Hardware autonomy and space systems. In Proceedings of the 2009 IEEE Aerospace Conference, (Big Sky, Montana), March 7-14, 2009.
11. N. J. Steiner. A standalone wire database for routing and tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs. Master's thesis, Virginia Tech, August 2002.