HMFlow: Accelerating FPGA compilation with hard macros for rapid prototyping

Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011

Volumn , Issue , 2011, Pages 117-124

  Lavin, Christopher ^a   Padilla, Marc ^a   Lamprecht, Jaren ^a   Lundrigan, Philip ^a   Nelson, Brent ^a   Hutchings, Brad ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

FPGA; HMFlow; Open Source; Rapid Prototyping; RapidSmith; XDL; Xilinx

Indexed keywords

HMFLOW; OPEN SOURCES; RAPIDSMITH; XDL; XILINX;

BENCHMARKING; COMPUTERS; DESIGN; RAPID PROTOTYPING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79958734459     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2011.17     Document Type: Conference Paper

References (21)

1. C. Lavin, M. Padilla, S. Ghosh, B. Nelson, B. Hutchings, and M. Wirthlin, "Using Hard Macros to Reduce FPGA Compilation Time," in Proceedings of the 20th International Workshop on Field-Programmable Logic and Applications (FPL'10), August 2010.
2. P. K. Chan and M. D. F. Schlag, "New Parallelization And Convergence Results For NC: A Negotiation-Based FPGA Router," in FPGA '00: Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays. New York, NY, USA: ACM, 2000, pp. 165-174.
3. Y. Xu and M. Khalid, "QPF: Efficient Quadratic Placement For FP-GAs," in Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 2005.
4. V. Betz and J. Rose, "VPR: A New Packing, Placement And Routing Tool For FPGA Research," in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. Springer-Verlag London, UK, 1997, pp. 213-222. (Pubitemid 127118755)
5. C. Mulpuri and S. Hauck, "Runtime And Quality Tradeoffs In FPGA Placement And Routing," in Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays. ACM New York, NY, USA, 2001, pp. 29-36. (Pubitemid 32456832)
6. R. Tessier, "Fast Placement Approaches for FPGAs," ACM Trans. Des. Autom. Electron. Syst., vol. 7, no. 2, pp. 284-305, 2002.
7. Y. Sankar and J. Rose, "Trading Quality For Compile Time: Ultra-Fast Placement For FPGAs," in Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays. ACM New York, NY, USA, 1999, pp. 157-166.
8. J. S. Swartz, V. Betz, and J. Rose, "A Fast Routability-Driven Router For FPGAs," in FPGA '98: Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. New York, NY, USA: ACM, 1998, pp. 140-149.
9. E. L. Horta and J. W. Lockwood, "Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs," in Proc. Field Programmable Logic.2004, 2004.
10. Y. E. Krasteva, F. Criado, E. d. l. Torre, and T. Riesgo, "A Fast Emulation-Based NoC Prototyping Framework," in RECONFIG '08: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs. Washington, DC, USA: IEEE Computer Society, 2008, pp. 211-216.
11. J. Coole and G. Stitt, "Intermediate Fabrics: Virtual Architectures for Circuit Portability and Fast Placement and Routing," in Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, ser. CODES/ISSS '10. New York, NY, USA: ACM, 2010, pp. 13-22.
12. N. Steiner, A. Wood, H. Shojaei, J. Couch, P. Athanas, and M. French, "Torc: Towards an Open-Source Tool Flow," in Proceedings of the 19th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ser. FPGA '11. New York, NY, USA: ACM, 2011.
13. A. A. Sohanghpurwala, "OpenPR: An Open-Source Partial Reconfiguration Tool-Kit for Xilinx FPGAs," Master's thesis, Virginia Tech, December 2010.
14. C. Lavin, M. Padilla, P. Lundrigan, B. Nelson, and B. Hutchings, "Rapid Prototyping Tools for FPGA Designs: RapidSmith," in Field-Programmable Technology (FPT'10). International Conference on, December 2010.
15. S. Ferguson and E. Ong, "Hessian 2.0 Serialization Protocol," http://hessian.caucho.com/doc/hessian-serialization.html, August 2007.
16. C. Lavin, M. Padilla, P. Lundrigan, B. Nelson, B. Hutchings, and M. Wirthlin, "RapidSmith: A Library for Low-level Manipulation of Partially Placed-and-Routed FPGA Designs," Brigham Young University, http://rapidsmith.sourceforge.net, Tech. Rep., 2010-2011.
17. A. Lesea and A. Percey, "Negative-Bias Temperature Instability (NBTI) Effects in 90 nm PMOS," Xilinx Inc., http://www.xilinx.com/support/ documentation/white-papers/wp224.pdf, White Paper 224, November 2005.
18. P. Maidee, C. Ababei, and K. Bazargan, "Fast Timing-driven Partitioning-based Placement for Island Style FPGAs," Design Automation Conference, vol. 0, p. 598, 2003.
19. B. W. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs," The Bell System Technical Journal, vol. 49, no. 1, pp. 291-307, 1970.
20. L. McMurchie and C. Ebeling, "PathFinder: a Negotiation-based Performance-driven Router for FPGAs," in Proceedings of the 1995 ACM Third International Symposium on Field-programmable Gate Arrays, ser. FPGA '95. New York, NY, USA: ACM, 1995, pp. 111-117.
21. C. Lavin, B. Nelson, J. Palmer, and M. Rice, "An FPGA-based Space-time Coded Telemetry Receiver," in Aerospace and Electronics Conference, 2008. NAECON 2008. IEEE National, July 2008, pp. 250-256.