Optimization of interconnects between accelerators and shared memories in dark silicon

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2013, Pages 630-637

  Cong, Jason ^a   Xiao, Bingjun ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCELERATOR DATA; COMPUTING PLATFORM; INTERCONNECT DESIGN; MEMORY-SHARING; ORDERS-OF-MAGNITUDE; PROBABILITY ANALYSIS; SHARED RESOURCES; SIGNAL ROUTING;

COMPUTER AIDED DESIGN; OPTIMIZATION; PROGRAM PROCESSORS; SILICON;

ACCELERATION;

EID: 84893430012     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2013.6691182     Document Type: Conference Paper

References (21)

1. H. Franke et al, "Introduction to the wire-speed processor and architecture", IBM Journal of Research and Development, vol. 54, no. 1, pp. 3:1-3:11, Jan. 2010.
2. L. Seiler et al, "Larrabee: A Many-Core x86 Architecture for Visual Computing", ACM Transactions on Graphics, vol. 27, no. 3, p. 1, Aug. 2008.
3. C. Huang and F. Vahid, "Dynamic coprocessor management for FPGA-enhanced compute platforms", in International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), 2008, p. 71.
4. L. Bauer, M. Shafique, and J. Henkel, "Run-Time Instruction Set Selection in a Transmutable Embedded Processor", in Design Automation Conference (DAC), 2008, pp. 56-61.
5. J. Cong et al., "Architecture Support for Accelerator-Rich CMPs", in Design Automation Conference, 2012, pp. 843-849.
6. P. Schaumont and I. Verbauwhede, "Domain-specific codesign for embedded security", Computer, vol. 36, no. 4, pp. 68-74, Apr. 2003.
7. R. Hameed et al., "Understanding sources of inefficiency in general-purpose chips", International Symposium on Computer Architecture, p. 37, 2010.
8. "ITRS 2007 System Driver", Tech. Rep. [Online]. Available: http://www.itrs.net
9. G. Venkatesh et al., "Conservation cores: reducing the energy of mature computations", in Architectural Support for Programming Languages and Operating Systems, Mar. 2010, pp. 205-218.
10. M. J. Lyons, M. Hempstead, G.-Y. Wei, and D. Brooks, "The Accelerator Store: A Shared Memory Framework For Accelerator-Based Systems", ACM Transactions on Architecture and Code Optimization, vol. 8, no. 4, pp. 1-22, Jan. 2012.
11. J. Cong et al., "BiN: A Buffer-in-NUCA Scheme for Accelerator-Rich CMPs", in International Symposium on Low Power Electronics and Design, 2012, pp. 225-230.
12. L. Bauer, M. Shafique, and J. Henkel, "A computation- and communication-infrastructure for modular special instructions in a dynamically reconfigurable processor", in International Conference on Field Programmable Logic and Applications (FPL), 2008, pp. 203-208.
13. A. Carpenter et al., "Enhancing effective throughput for transmission line-based bus", in International Symposium on Computer Architecture, vol. 40, no. 3, Sep. 2012, pp. 165-176.
14. J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP onchip networks", in International Conference on Supercomputing, 2006, pp. 187-198. (Pubitemid 47168505)
15. J. Cong, Y. Huang, and B. Yuan, "ATree-based topology synthesis for on-chip network", in International Conference on Computer-Aided Design, Nov. 2011, pp. 651-658.
16. R. Das et al., "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", in International Symposium on High Performance Computer Architecture, Feb. 2009, pp. 175-186.
17. J. Cong et al., "High-Level Synthesis for FPGAs: From Prototyping to Deployment", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, pp. 473-491, Apr. 2011.
18. G. Lemieux, P. Leventis, and D. Lewis, "Generating highlyroutable sparse crossbars for PLDs", in International Symposium on Field Programmable Gate Arrays, 2000, pp. 155-164.
19. J. Cong, V. Sarkar, G. Reinman, and A. Bui, "Customizable Domain-Specific Computing", IEEE Design and Test of Computers, vol. 28, no. 2, pp. 6-15, Mar. 2011.
20. A. Bui, J. Cong, L. Vese, and Y. Zou, "Platform characterization for Domain-Specific Computing", Asia and South Pacific Design Automation Conference, pp. 94-99, Jan. 2012.
21. Y.-T. Chen et al., "Accelerator-Rich CMPs: From Concept to Real Hardware", in International Conference on Computer Design, 2013.