Conservation cores: Reducing the energy of mature computations

ACM SIGPLAN Notices

Volumn 45, Issue 3, 2010, Pages 205-218

  Venkatesh, Ganesh ^a   Sampson, Jack ^a   Goulding, Nathan ^a   Garcia, Saturnino ^a   Bryksin, Vladyslav ^a   Lugo Martinez, Jose ^a   Swanson, Steven ^a   Taylor, Michael Bedford ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Conservation core; Heterogeneous many core; Patching; Utilization wall

Indexed keywords

COMPUTATION POWER; ENERGY CONSUMPTION; ENERGY EFFICIENT; HARDWARE ACCELERATION; HETEROGENEOUS MANY-CORE; INTEGER CODES; MANY-CORE; POWER BUDGETS; RECONFIGURABILITY; SOURCE CODES; TRANSISTOR COUNT; USEFUL LIFETIME; VOLTAGE-SCALING;

BIT ERROR RATE;

BUDGET CONTROL;

EID: 77949881084     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (41)

1. S. Aditya, B. R. Rau, and V. Kathail. Automatic architectural synthesis of VLIW and EPIC processors. In ISSS '99: Proceedings of the 12th international symposium on System synthesis, page 107. IEEE Computer Society, 1999.
2. Ageia Technologies. PhysX by Ageia. http://www.ageia.com/pdf/ds\product\ overview.pdf.
3. J. H. Ahn, W. J. Dally, B. Khailany, U. J. Kapasi, and A. Das. Evaluating the Imagine Stream Architecture. In ISCA '04: Proceedings of the 31st Annual International Symposium on Computer Architecture, pages 14-25. IEEE Computer Society, 2004.
4. ATI website. http://www.ati.com.
5. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The impact of performance asymmetry in emerging multicore architectures. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 506-517, Washington, DC, USA, 2005. IEEE Computer Society.
6. N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles, and K. Flautner. An architecture framework for transparent instruction set customization in embedded processors. In ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 272-283. IEEE Computer Society, 2005.
7. N. Clark, H. Zhong, K. Fan, S. Mahlke, K. Flautner, and K. V. Nieuwenhove. OptimoDE: Programmable accelerator engines through retargetable customization. In HotChips, 2004.
8. CodeSurfer by GrammaTech, Inc. http://www.grammatech.com/products/ codesurfer/.
9. R. Cytron, J. Ferrante, B. K. Rosen, M. N.Wegman, and F. K. Zadeck. An efficient method of computing static single assignment form. In POPL '89: Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 25-35. ACM Press, 1989.
10. W. J. Dally, F. Labonte, A. Das, P. Hanrahan, J.-H. Ahn, J. Gummaraju, M. Erez, N. Jayasena, I. Buck, T. J. Knight, and U. J. Kapasi. Merrimac: Supercomputing with streams. In SC '03: Proceedings of the 2003 ACM/IEEE conference on Supercomputing, page 35. IEEE Computer Society, 2003.
11. R. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc. Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions. In IEEE Journal of Solid-State Circuits, October 1974.
12. C. Ebeling, D. C. Cronquist, and P. Franklin. RaPiD - reconfigurable pipelined datapath. In FPL '96: Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, pages 126-135. Springer-Verlag, 1996.
13. P. W., et al. Exochi: architecture and programming environment for a heterogeneous multi-core multithreaded system. In PLDI '07: Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, pages 156-166, New York, NY, USA, 2007. ACM Press.
14. R. K. et al. Core architecture optimization for heterogeneous chip multiprocessors. In PACT '06: Proceedings of the 15th international conference on Parallel architectures and compilation techniques, pages 23-32, New York, NY, USA, 2006. ACM Press.
15. K. Fan, M. Kudlur, G. Dasika, and S. Mahlke. Bridging the computation gap between programmable processors and hardwired accelerators. In HPCA: High Performance Computer Architecture., pages 313-322, Feb. 2009.
16. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. PipeRench: A Coprocessor for Streaming Multimedia Acceleration. In ISCA '99: Proceedings of the 26th Annual International Symposium on Computer Architecture, pages 28-39. IEEE Computer Society, 1999.
17. E. Grochowski, R. Ronen, J. Shen, and H. Wang. Best of both latency and throughput. In ICCD '04: Proceedings of the IEEE International Conference on Computer Design (ICCD'04), pages 236-243, Washington, DC, USA, 2004. IEEE Computer Society.
18. J. R. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. In K. L. Pocek and J. Arnold, editors, FCCM '97: IEEE Symposium on FPGAs for Custom Computing Machines, pages 12-21. IEEE Computer Society Press, 1997.
19. M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein. Scaling, Power, and the Future of CMOS. In IEDM '05: IEEE International Electron Devices Meeting, 2005.
20. J. Kahle. The CELL processor architecture. In MICRO 38: Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, page 3. IEEE Computer Society, 2005.
21. J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff. Energy characterization of a tiled architecture processor with on-chip networks. In International Symposium on Low Power Electronics and Design, San Diego, CA, USA, August 2003.
22. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In ISCA '04: Proceedings of the 31st Annual International Symposium on Computer Architecture, page 64. IEEE Computer Society, 2004.
23. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO '04: Proceedings of the international symposium on Code generation and optimization, page 75. IEEE Computer Society, 2004.
24. J. Li and J. F. Martínez. Power-performance considerations of parallel computing on chip multiprocessors. ACM Trans. Archit. Code Optim., 2(4):397-422, 2005.
25. MAP-CA datasheet, June 2001. Equator Technologies.
26. MIPS Technologies. MIPS Technologies product page. http://www.mips.com/ products/processors/32-64-bit-cores/mips32-24ke, 2008- 2009.
27. M. Mishra, T. J. Callahan, T. Chelcea, G. Venkataramani, S. C. Goldstein, and M. Budiu. Tartan: evaluating spatial computation for whole program execution. SIGOPS Oper. Syst. Rev., 40(5):163-174, 2006.
28. nVidia website. http://www.nvidia.com.
29. OpenImpact Website. http://gelato.uiuc.edu/.
30. J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Krger, A. E. Lefohn, and T. J. Purcell. A survey of general-purpose computation on graphics hardware. In Eurographics 2005, State of the Art Reports, pages 21-51, August 2005.
31. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick. A case for intelligent RAM. IEEE Micro, 17(2):34-44, April 1997.
32. TM1000 preliminary data book, 1997. http://www.semiconductors.philips. com/acrobat/other/tm1000.pdf.
33. R. Razdan and M. D. Smith. A high-performance microarchitecture with hardware-programmable functional units. In MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture, pages 172-180. ACM Press, 1994.
34. L. Strozek and D. Brooks. Efficient architectures through application clustering and architectural heterogeneity. In CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pages 190-200, New York, NY, USA, 2006. ACM Press.
35. S. Swanson, A. Schwerin, M. Mercaldi, A. Petersen, A. Putnam, K. Michelson, M. Oskin, and S. J. Eggers. The wavescalar architecture. ACM Trans. Comput. Syst., 25(2):4, 2007.
36. M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. In ISCA '04: Proceedings of the 31st annual International Symposium on Computer Architecture, page 2. IEEE Computer Society, 2004.
37. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Cacti 5.1. Technical Report HPL-2008-20, HP Labs, Palo Alto, 2008.
38. A. Wang, E. Killian, D. Maydan, and C. Rowen. Hardware/software instruction set configurability for system-on-chip processors. In DAC '01: Proceedings of the 38th conference on Design automation, pages 184-188. ACM Press, 2001.
39. L. Wu, C. Weaver, and T. Austin. Cryptomaniac: A fast flexible architecture for secure communication. In ISCA '01: Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 110-119. ACM Press, 2001.
40. Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee. CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit. In ISCA '00: Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 225-235. ACM Press, 2000.
41. S. Yehia, S. Girbal, H. Berry, and O. Temam. Reconciling specialization and flexibility through compound circuits. In HPCA 15: High Performance Computer Architecture, pages 277-288, Feb. 2009.