A 0.47-0.66 pJ/bit, 4.8-8 Gb/s I/O transceiver in 65 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 5, 2013, Pages 1276-1289

  Song, Young Hoon ^a   Bai, Rui ^b   Hu, Kangmin ^b   Yang, Hae Woong ^a   Chiang, Patrick Yin ^b   Palermo, Samuel ^a  

^a Texas A M University   (United States)

^b 202 Apperson Hall   (United States)

Author keywords

High speed I O; Injection locked oscillator; Low power; Low voltage regulator; Poly phase filter; Transceiver; Voltage mode driver

Indexed keywords

HIGH SPEED I/O; INJECTION LOCKED OSCILLATORS; LOW POWER; LOW-VOLTAGE; POLY-PHASE FILTERS; VOLTAGE MODE;

CLOCKS; CMOS INTEGRATED CIRCUITS; ENERGY EFFICIENCY; LOCKS (FASTENERS); LOW POWER ELECTRONICS; MULTIPLEXING; OSCILLISTORS; TRANSMITTERS; VOLTAGE REGULATORS;

TRANSCEIVERS;

EID: 84893001660     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2013.2249812     Document Type: Article

References (23)

1. F. O'Mahoney, J. E. Jaussi, and J. Kennedy et al., "A 47 x 10 Gb/s 1.4 mW/Gb/s parallel interface in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2828-2837, Dec. 2010.
2. K. Hu, T. Jiang, J. Wang, F. O'Mahony, and P. Y. Chiang, "A 0.6 mW/Gb/s, 6.4-7.2 Gb/s serial link receiver using local injection-locked ring oscillators in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 899-908, Apr. 2010.
3. B. Casper and F. O'Mahony, "Clocking analysis, implementation and measurement techniques for high-speed data links - A tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 17-39, Jan. 2009.
4. R. Inti et al., "A highly digital 0.57-4 Gb/s 1.9 mW/Gb/s serial-link transceiver using currect-recycling in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 152-153.
5. A. P. Chandrakasan et al., "Technologies for ultradynamic voltage scaling," Proc. IEEE, vol. 98, no. 2, pp. 191-214, Feb. 2010.
6. J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1 V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403-1413, Nov. 2002.
7. R. Reutemann et al., "A 4.5 mW/Gb/s 6.4 Gb/s 22+1-lane source synchronous receiver core with optional cleanup PLL in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2850-2860, Dec. 2010.
8. C.-K. Yang and M. Horowitz, "A 0.8 μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 2015-2023, Dec. 1996.
9. H. Lee et al., "A 16 Gb/s/link, 64 GB/s bidirectional asymmetric memory interface," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1235-1247, Apr. 2009.
10. J. Poulton et al., "A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2745-2757, Dec. 2007.
11. G. Balamurugan, J. Kennedy, and G. Banerjee et al., "A scalable 5-15 Gbps, 14-75 mW low power I/O transceiver in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 1010-1019, Apr. 2008.
12. K. Fukuda et al., "A 12.3 mW 12.5 Gb/s complete transceiver in 65 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 368-369.
13. A. Palaniappan and S. Palermo, "A design methodology for power efficiency optimization of high-speed equalized-electrical I/O architectures," IEEE Trans. VLSI Systems, 2012, early access.
14. W. D. Dettloff, J. C. Eble, L. Luo, P. Kumar, F. Heaton, T. Stone, and B. Daly, "A 32 mW 7.4 Gb/s protocol-agile source-series terminated transmitter in 45 nm CMOS SOI," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 370-371.
15. R. Sredojevic and V. Stojanović, "Digital link pre-emphasis with dynamic driver impedance modulation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC'10), San Jose, CA, Sep. 2010, pp. 1-4.
16. D. Schinkel et al., "A double-tail latch-type voltage sense amplifier with 18 ps setup+hold time," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 314-605.
17. K. Hu et al., "0.16-0.25 pJ/bit, 8 Gb/s near-threshold serial link receiver with super-harmonic injection locking," IEEE J. Solid-State Circuits, vol. 47, no. 8, pp. 1842-1853, Aug. 2012.
18. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2004.
19. J. Kaukovuori, K. Stadius, J. Ryynänen, and K. A. I. Halonen, "Analysis and design of passive polyphase filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 10, pp. 3023-3037, Nov. 2008.
20. C. Menolfi et al., "A 16 Gb/s source-series terminated transmitter in 65 nm CMOS SOI," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 446-447.
21. Y.-H. Song and S. Palermo, "A 6-Gbit/s hybrid voltage-mode transmitter with current-mode equalization in 90-nm CMOS," IEEE Trans. Circuits Syst. II, vol. 59, no. 8, pp. 491-495, Aug. 2012.
22. M. Hossain and A. C. Carusone, "7.4 Gb/s 6.8 mW source synchronous receiver in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1337-1348, Jun 2011.
23. J. Bulzacchelli et al., "A 28 Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32 nm SOI CMOS technology," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 324-325.