Procedure hopping: A low overhead solution to mitigate variability in shared-L1 processor clusters

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2012, Pages 415-420

  Rahimi, Abbas ^a   Benini, Luca ^b   Gupta, Rajesh ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

dynamic ir drop; many core; variability

Indexed keywords

ADVANCED CMOS; COMPILE TIME; CRITICAL VOLTAGES; DYNAMIC VOLTAGE; FAST DYNAMICS; IR-DROP; LOW OVERHEAD; MANY-CORE; OPERATING CONDITION; PROCESSOR CLUSTER; RUNTIMES; SOFTWARE STACKS; STATIC AND DYNAMIC; VARIABILITY; VOLTAGE DROOP;

CMOS INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; METADATA;

COMPUTER ARCHITECTURE;

EID: 84865556709     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2333660.2333754     Document Type: Conference Paper

References (30)

1. S. Ghosh, et al., "Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era," Proc. IEEE, Vol.98, No.10, pp.1718-1751, Oct. 2010.
2. C. Isci, et al., "An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget," Proc. MICRO, pp.347-358, 2006.
3. ITRS [Online]. Available: http://public.itrs.net
4. A. Drake, et al., "A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor," Proc. ISSCC, pp. 398-399, 2007.
5. S. Herbert, et al., "Exploiting Process Variability in Voltage/Frequency Control," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2011.
6. C. R. Lefurgy, et al., "Active Management of Timing Guardband to Save Energy in POW-ER7," Proc. MICRO, 2011.
7. R. Teodorescu, et al., "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing," Proc. MICRO, pp. 27-42, 2007.
8. A. Rahimi, et al., "Analysis of Instruction-level Vulnerability to Dynamic Voltage and Temperature Variations," Proc. DATE, pp.1102-1105, 2012.
9. V.J. Reddi, et al., "Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.30, No.10, pp.1429-1445, Oct. 2011.
10. S. Dighe, et al., "Within-Die Variation-Aware Dynamic-Voltage- Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor," IEEE J. of Solid-State Circuits, Vol.46, No.1, pp. 184-193, Jan. 2011.
11. F. Paterna, et al., "Variability-Aware Task Allocation for Energy-Efficient Quality of Service Provisioning in Embedded Streaming Multimedia Applications," IEEE Trans. on Computers, 2011.
12. F. Paterna, et al., "Adaptive Idleness Distribution for Non-Uniform Aging Tolerance in MultiProcessor Systems-on-Chip," Proc. DATE, pp. 906-909, 2009.
13. S. Miermont, et al., "A power supply selector for energy- and area-efficient local dynamic voltage scaling," Proc. PATMOS, 2007.
14. A. Rahimi, et al., "History-Based Dynamic Voltage Scaling with Few Number of Voltage Modes for GALS NoC," Proc. FutureTech, 2010.
15. A. Tiwari, et al., "Facelift: Hiding and Slowing Down Aging in Multicores," Proc. MICRO, pp.129-140, 2008.
16. U.R. Karpuzcu, et al., "The BubbleWrap many-core: Popping cores for sequential acceleration," Proc. MICRO, pp.447-458, 2009.
17. E. Grochowski, et al., "Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation," Proc. HPCA, pp. 7-16, 2002.
18. R. Joseph, et al., "Control Techniques to Eliminate Voltage Emergencies in High-Performance Processors," Proc. HPCA, pp. 79-90, 2003.
19. J. Zhao, et al., "Thermal-aware voltage droop compensation for multi-core architectures," Proc. GLSVLSI, 2010.
20. V. Reddi, et al., "Voltage Emergency Prediction: A Signature-Based Approach To Reducing Voltage Emergencies," Proc. HPCA, pp. 18-27, 2009.
21. K. Hazelwood, et al., "Eliminating Voltage Emergencies via Microarchitectural Voltag Control Feedback and Dynamic Optimization," Proc. ISLPED, pp. 326-331, 2004.
22. NVIDIA's Next Generation CUDA Compute Architecture: Fermi, Whitepaper, V1.1, 2009.
23. D. Bortolotti, et al., "Exploring instruction caching strategies for tightly-coupled shared-memory clusters," Proc. Int. Sym. on SoC, pp. 34-41, 2011.
24. K. Bowman, et al. "A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance," IEEE J. of Solid-State Circuits, Vol.46, No.1, pp.194-208, Jan. 2011.
25. A. Rahimi, et al., "A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters," Proc. DATE, pp.1-6, 2011.
26. E. Beigne, et al., "An Asynchronous Power Aware and Adaptive NoC Based Circuit," IEEE J. of Solid-State Circuits, Vol.44, No.4, pp.1167-1177, April 2009.
27. TSMC 45nm standard cell library release note, TCBN45GSBWP, version 120A, Nov. 2009.
28. Synopsys PrimeTime® VX User Guide, June 2011.
29. LEON3 [Online]. Available: http://www.gaisler.com/cms/
30. EEMBC benchmark Consortium [Online]. Available: http://www.eembc.org