High-sensitivity hardware trojan detection using multimodal characterization

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 1271-1276

  Hu, Kangqiao ^a   Nowroz, Abdullah Nazma ^b   Reda, Sherief ^b   Koushanfar, Farinaz ^a  

^a Rice University   (United States)

^b Brown University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER UTILIZATION; HARDWARE SECURITY;

CMOS PROCESS VARIATIONS; CONTROLLABILITY AND OBSERVABILITIES; FABRICATION PROCESS; HARDWARE TROJAN DETECTION; INTEGRATED CIRCUITS (ICS); ORDERS OF MAGNITUDE; POWER CHARACTERIZATION; SEMICONDUCTOR DESIGN;

MALWARE;

EID: 84885663103     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2013.263     Document Type: Conference Paper

References (14)

1. M. Tehranipoor and F. Koushanfar, "A survey of hardware TROJANS: taxonomy and detection," IEEE Design Test of Computers, vol. 27, no. 1, pp. 10-25, 2010.
2. "Defense Science Board (DSB) study on high performance microchip supply, http://www.acq.osd.mil/dsb/reports/2005-02-hpms-report-final.pdf."
3. J. Zheng and M. Potkonjak, "Securing netlist-level FPGA design through exploiting process variation and degradation," in International Symposium on Field-Programmable Gate Arrays, 2012, pp. 129-139.
4. R. Cochran, A. Nowroz, and S. Reda, "Post-Silicon Power Characterization Using Thermal Infrared Emissions," in International Symposium on Low Power Electronics and Design, 2010, pp. 331-336.
5. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, "Trojan detection using IC fingerprinting," in IEEE Symposium on Security and Privacy, 2007, pp. 296-310.
6. F. Wolff, C. Papachristou, S. Bhunia, and R. Chakraborty, "Towards TROJAN-free trusted ICs: Problem analysis and detection scheme," in Design, Automation and Test in Europe, 2008, pp. 1362-1365.
7. R. Rad, J. Plusquellic, and M. Tehranipoor, "Sensitivity analysis to hardware TROJANS using power supply transient signals," in International Workshop on Hardware-Oriented Security and Trust, 2008, pp. 3-7.
8. M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, "Hardware TROJAN horse detection using gate-level characterization," in Design Automation Conference, 2009, pp. 688-693.
9. F. Koushanfar and A. Mirhoseini, "A unified framework for multimodal submodular integrated circuits TROJAN detection," IEEE Transactions on Information Forensics and Security, vol. 6, no. 1, pp. 162-174, 2011.
10. R. Rad, X. Wang, M. Tehranipoor, and J. Plusquellic, "Power supply signal calibration techniques for improving detection resolution to hardware trojans," in International Conference on Computer-Aided Design, 2008, pp. 632-639.
11. W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. Stan, "HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design," IEEE Transactions onVery Large Scale Integration Systems, vol. 14, no. 5, pp. 501 - 513, 2006.
12. J. Yang, D. Zhang, A. Frangi, and J. yu Yang, "Two-dimensional pca: a new approach to appearance-based face representation and recognition," Pattern Analysis and Machine Intelligence, vol. 26, no. 1, pp. 131 - 137, 2004.
13. A. Agarwal, "Statistical timing analysis using bounds and selective enumeration," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 9, pp. 1243 - 1261, 2003.
14. A. Srivastava, R. Bai, D. Blaauw, and D. Sylvester, "Modeling and analysis of leakage power considering within-die process variations," in Low Power Electronics and Design, 2002, pp. 64 - 67.