A simulation-based framework for the exploration of mapping solutions on heterogeneous MPSoCs

International Journal of Embedded and Real-Time Communication Systems

Volumn 4, Issue 1, 2013, Pages 22-41

  Miele, Antonio ^a   Pilato, Christian ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Design Space Exploration; Heterogeneous Multi Processor Systems on Chip (Mpsocs); Mapping; Simulation; System C; Y Chart

Indexed keywords

EID: 84880441911     PISSN: 19473176     EISSN: 19473184     Source Type: Journal    
DOI: 10.4018/jertcs.2013010102     Document Type: Article

References (23)

1. Agosta, G., Palermo, G., & Silvano, C. (2007). Efficient architecture/compiler co-exploration using analytical models. [Springer.]. Design Automation for Embedded Systems, 11(1), 1-23. doi:10.1007/s10617-006- 9588-7.
2. Beltrame, G., Fossati, L., & Sciuto, D. (2009). ReSP: A nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration. IEEE Transactions on CAD of Integrated Circuits and Systems, 28(12), 1857-1869. doi:10.1109/TCAD.2009.2030268.
3. Beltrame, G., Fossati, L., & Sciuto, D. (2010). Decision-theoretic design space exploration of multiprocessor platforms. IEEE Transactions on CAD of Integrated Circuits and Systems, 29(7), 1083-1095. doi:10.1109/TCAD.2010. 2049053.
4. Beltrame, G., Sciuto, D., Silvano, C., Lyonnard, D., & Pilkington, C. (2006). Exploiting TLM and object introspection for system-level simulation. In Proceedings of the Design, Automation & Test in Europe (DATE) (pp. 100-105.
5. Bombieri, N., Fummi, F., & Pravadelli, G. (2011). Automatic abstraction of RTL IPs into equivalent TLM descriptions. IEEE Transactions on Computers, 60(12), 1730-1743. doi:10.1109/TC.2010.187.
6. Ebrahim, A., Benkrid, K., Iturbe, X., & Hong, C. (2012). A novel high-performance fault-tolerant ICAP controller. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 259-263.
7. Ferrandi, F., Lanzi, P. L., Pilato, C., Sciuto, D., & Tumeo, A. (2010). Ant colony heuristic for mapping and scheduling tasks and communications on heterogeneous embedded systems. IEEE Transactions on CAD of Integrated Circuits and Systems, 29(6), 911-924. doi:10.1109/TCAD.2010.2048354.
8. Gries, M. (2004). Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal, 38(2), 131-183.
9. Kempf, T., Doerper, M., Leupers, R., Ascheid, G., Meyr, H., Kogel, T., & Vanthournout, B. (2005). A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms. In Proceedings of the Design, Automation & Test in Europe (DATE) (pp. 876-881.
10. Mariani, G., Palermo, G., Silvano, C., & Zaccaria, V. (2012). OSCAR: An optimization methodology exploiting spatial correlation in multi-core design spaces. IEEE Transactions on CAD of Integrated Circuits and Systems, 21(5), 740-753. doi:10.1109/TCAD.2011.2177457.
11. Pilato, C., Ferrandi, F., & Sciuto, D. (2011). A design methodology to implement memory accesses in high-level synthesis. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (pp. 49-58.
12. Pimentel, A., Erbas, C., & Polstra, S. (2006). A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 55(2), 99-112. doi:10.1109/TC.2006.16.
13. Politecnico di Milano. (2009). ReSP web site. Retrieved March 12, 2013, from http://code.google.com/p/resp-sim/.
14. Politecnico di Milano. (2012). Panda web site. Retrieved March 12, 2013, from http://panda.dei.polimi.it.
15. Qin, W., & Malik, S. (2003). Flexible and formal modeling of microprocessors with application to retargetable simulation. In Proceedings of the Design, Automation & Test in Europe (DATE) (pp. 556-561.
16. Rigo, S., Araujo, G., Bartholomeu, M., & Azevedo, R. (2004). ArchC: A systemc-based architecture description language. In Proceedings of the Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) (pp. 66-73.
17. Sangiovanni-Vincentelli, A., & Martin, G. (2001). Platform-based design and software design methodology for embedded systems. IEEE Design & Test of Computers, 18(6), 23-33. doi:10.1109/54.970421.
18. Sato, M. (2002). OpenMP: Parallel programming API for shared memory multiprocessors and on-chip multiprocessors. In Proceedings of the International Symposium on System Synthesis (ISSS) (pp. 109-111)..
19. Synopsys (2012). Platform architect web site. Retrieved March 12, 2013, from http://www.synopsys.com/Systems/ArchitectureDesign.
20. Univ. de Bretagne-Sud. (2006). GAUT-High-level synthesis tool from C to RTL web page. Retrieved March 12, 2013, from http://www-labsticc.univ-ubs.fr/ www-gaut/.
21. Univ. of Wisconsin et al. (2011). Gem5 simulator system web site. Retrieved March 12, 2013, from http://www.m5sim.org/.
22. Univ. Pierre et Marie Curie. (2009). SoCLib web site. Retrieved March 12, 2013, from http://www.soclib.fr/.
23. Wolf, W., Jerraya, A. A., & Martin, G. (2008). Multiprocessor system-on-chip (MPSoC) technology. IEEE Transactions on CAD of Integrated Circuits and Systems, 27(10), 1701-1713. doi:10.1109/TCAD.2008.923415.