ReSP: A nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 12, 2009, Pages 1857-1869

  Beltrame, Giovanni ^a   Fossati, Luca ^b   Sciuto, Donatella ^b  

^a EUROPEAN SPACE AGENCY   (Netherlands)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

Design exploration; Multiprocessor; Python; System level design; System on a chip; SystemC

Indexed keywords

AVERAGE ERRORS; DESIGN EXPLORATION; DESIGN SPACE EXPLORATION; DEVELOPMENT STAGES; EXPERIMENTAL SETUP; HARDWARE MODELS; HARDWARE/SOFTWARE; INSTRUCTION SET SIMULATORS; INTERNAL STATE; MULTIPROCESSOR SIMULATION; MULTITHREADED; NON-INTRUSIVE; POSIX THREADS; PROGRAMMING STYLES; PTHREADS; RE-CONFIGURABLE; REAL TIME OPERATING SYSTEM; REAL-TIME APPLICATION; SIMULATION CONTROL; SIMULATION PLATFORM; SIMULATION SPEED; SOURCE-CODE MODIFICATIONS; SYSTEM LEVEL DESIGN; SYSTEMC;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER OPERATING SYSTEMS; HIGH LEVEL LANGUAGES; MULTIPROCESSING SYSTEMS; REAL TIME SYSTEMS; SIMULATORS; SPACE RESEARCH;

LOGIC DESIGN;

EID: 70450278794     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2030268     Document Type: Article

References (46)

1. S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya, "Automatic generation including fast timed simulation models of operating systems in multiprocessor SoC communication design," in Proc. DATE, Mar. 2002, pp. 620-627.
2. W. Cescirio, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. Jerraya, and M. Diaz-Nava, "Componentbased design approach for multicore SoCs," in Proc. DAC, Jun. 2002, pp. 789-794.
3. Open SystemC Initiative. [Online]. Available: http://www.systemc.org
4. G. Beltrame, C. Bolchini, L. Fossati, A. Miele, and D. Sciuto, "ReSP: A non-intrusive transaction-level reflective MPSoC simulation platform for design space exploration," in Proc. ASPDAC, Jan. 2008, pp. 673-678.
5. G. Beltrame, L. Fossati, and D. Sciuto, "Concurrency emulation and analysis of parallel applications for multi-processor system-on-chip codesign," in Proc. CODES/ISSS, Oct. 2008, pp. 7-12.
6. G. Beltrame, L. Fossati, and D. Sciuto, "A real-time application design methodology for MPSoCs," in Proc. DATE, Apr. 2009, pp. 1-6.
7. G. Beltrame, D. Sciuto, C. Silvano, D. Lyonnard, and C. Pilkington, "Exploiting TLM and object introspection for system-level simulation," in Proc. DATE, Mar. 2006, pp. 100-105.
8. CoWare Platform Architect. [Online]. Available: http://www.coware.com/ products/platformarchitect.php
9. P. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, D. Lyonnard, O. Benny, B. Lavigueur, D. Lo, G. Beltrame, V. Gagne, and G. Nicolescu, "Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.14, no.7, pp. 667-680, Jul. 2006.
10. B. Albertini, S. Rigo, G. Araujo, C. Araujo, E. Barros, and W. Azevedo, "A computational reflection mechanism to support platform debugging in SystemC," in Proc. CODES +ISSS, Oct. 2007, pp. 81-86.
11. W. Wolf, "A decade of hardware/software codesign," Computer, vol.36, no.4, pp. 38-43, Apr. 2003.
12. R. L. Moigne, O. Pasquier, and J.-P. Calvez, "A generic RTOS model for real-time systems simulation with SystemC," in Proc. DATE, Feb. 2004, pp. 82-87.
13. E. Huck, B.Miramond, and F. Verdier, "A modular SystemC RTOS model for embedded services exploration," in Proc. DASIP, 2007.
14. A. Gerstlauer, H. Yu, and D. Gajski, "RTOS modeling for system level design," in Proc. DATE, 2003, pp. 130-135.
15. H. Posadas, J. Ádamez, P. Sánchez, E. Villar, and F. Blasco, "POSIX modeling in SystemC," in Proc. Asia South Pacifi Des. Autom. Conf., Yokohama, Japan, Jan. 2006, pp. 485-490.
16. P. Destro, F. Fummi, and G. Pravadelli, "A smooth refinement flow for co-designing HW and SW threads," in Proc. Des. Autom. Test Eur. Conf., Apr. 2007, pp. 105-110.
17. S. Honda, T. Wakabayashi, H. Tomiyama, and H. Takada, "RTOS-centric hardware/software cosimulator for embedded system design," in Proc. CODES/ISSS, Sep. 2004, pp. 158-163. (Pubitemid 40457621)
18. W. Qin and S. Malik, "Flexible and formal modeling of microprocessors with application to retargetable simulation," in Proc. Des. Autom. Test Eur., 2003, pp. 556-561.
19. Software ARM. [Online]. Available: www.cl.cam.ac.uk/∼mwd24/ phd/swarm.html
20. S. Rigo, G. Araujo, M. Bartholomeu, and R. Azevedo, "ArchC: A SystemC-based architecture description language," in Proc. 16th SBAC-PAD, 2004, pp. 66-73.
21. S. Roiser and P. Mato, "The SEAL C++ reflection system," in Proc. Comput. High Energy Phys. Nucl. Phys., Sep. 2004, pp. 437-446.
22. F. Doucet, S. Shukla, and R. Gupta, "Introspection in system-level language frameworks: Meta-level vs. integrated," in Proc. Des. Autom. Test Eur. Conf., 2003, pp. 382-387.
23. F. Doucet, S. Shukla, R. Gupta, and M. Otsuka, "An environment for dynamic component composition for efficient co-design," in Proc. Des. Autom. Test Eur., 2002, pp. 736-741.
24. H. Patel, D. Mathaikutty, D. Berner, and S. Shukla, "CARH: Serviceoriented architecture for validating system-level designs," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.25, no.8, pp. 1458- 1474, Aug. 2006.
25. T.-Y. Yang, G. Furnish, and P. Dubois, "Steering object-oriented scientific computations," in Proc. TOOLS 23, Jul.-Aug. 1, 1997, pp. 112-119.
26. Gdb Debugger. [Online]. Available: http://sourceware.org/gdb/
27. J. Vennin, S. Penain, L. Charest, S. Meftali, and J. Dekeyser, "Embedded scripting inside SystemC," in Proc. FDL, 2005, pp. 373-385.
28. L. Yu, S. Abdi, and D. Gajski, "Transaction level platform modeling in SystemC for multi-processor designs," Center Embedded Comput. Syst., Univ. California, Irvine, Irvine, CA, 2007.
29. P. Paulin, C. Pilkington, and E. Bensoudane, "StepNP: A system-level exploration platform for network processors," IEEE Des. Test Comput., vol.19, no.6, pp. 17-26, Nov./Dec. 2002.
30. GCCXML. [Online]. Available: http://www.gccxml.org/
31. C++/Python Interfacing: Pyplusplus. [Online]. Available: http://www. language-binding.net
32. G. Beltrame, D. Sciuto, and C. Silvano, "Multi-accuracy power and performance transaction-level modeling," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.26, no.10, pp. 1830-1842, Oct. 2007.
33. J. Arlat, Y. Crouzet, J. Karlsson, P. Folkesson, E. Fuchs, and G. Leber, "Comparison of physical and software-implemented fault injection techniques," IEEE Trans. Comput., vol.52, no.9, pp. 1115-1133, Sep. 2003.
34. M.-C. Hsueh, T. K. Tsai, and R. K. Iyer, "Fault injection techniques and tools," Computer, vol.30, no.4, pp. 75-82, Apr. 1997.
35. M. Rebaudengo, L. Sterpone, M. Violante, C. Bolchini, A. Miele, and D. Sciuto, "Combined software and hardware techniques for the design of reliable IP processors," in Proc. IEEE Int. Symp. DFT VLSI Syst., 2006, pp. 265-273.
36. M. Kargahi and A. Movaghar, "Non-preemptive earliest-deadline-first scheduling policy: A performance study," in Proc. 13th IEEE ISMASCTS, Sep. 2005, pp. 201-210.
37. RTEMS Home Page. [Online]. Available: http://www.rtems.com/
38. L. Prechelt, "An empirical comparison of seven programming languages," Computer, vol.33, no.10, pp. 23-29, Oct. 2000.
39. J. K. Ousterhout, "Scripting: Higher-level programming for the 21st century," Computer, vol.31, no.3, pp. 23-30, Mar. 1998.
40. A. J. Dorta, C. Rodríguez, and F. de Sande, "The OpenMP source code repository," in Proc. 13th Euromicro Conf. Parallel, Distrib. Netw.-Based Process., Feb. 2005, pp. 244-250.
41. H. Jin, M. Frumkin, and J. Yan, "The OpenMP implementation of NAS parallel benchmarks and its performance," NASA Ames Res. Center, Moffett Field, CA, Oct. 1999.
42. J. L. Gustafson, "Reevaluating Amdahl's law," Commun. ACM, vol.31, no.5, pp. 532-533, May 1988.
43. Ecos Operating System. [Online]. Available: http://ecos.sourceware.org/
44. H. Lilliefors, "On the Kolmogorov-Smirnov test for normality with mean and variance unknown," J. Amer. Stat. Assoc., vol.62, pp. 399-402, 1967.
45. K. Compton and S. Hauck, "Reconfigurable computing: A survey of systems and software," ACM Comput. Surv., vol.34, no.2, pp. 171-210, Jun. 2002.
46. FPGAandCPLDSolutions, San Jose, CA:Xilinx, Inc. [Online]. Available: http://www.xilinx.com/