Exploiting TLM and object introspection for system-level simulation

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Beltrame, G ^a   Sciuto, D ^a   Silvano, C ^a   Lyonnard, D ^b   Pilkington, C ^b  

^a POLITECNICO DI MILANO   (Italy)

^b STMICROELECTRONICS   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS;

MULTI-PROCESSOR SYSTEM-ON-CHIP (MP-SOC); SIMULATION EFFICIENCY; TRANSACTION LEVEL MODELING (TLM);

SYSTEMS ANALYSIS;

EID: 34047187097     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244004     Document Type: Conference Paper

References (11)

1. AHB CLI Specification, http://www.arm.com/armtech/ahbcli.
2. Cadence NCSystemC. http://www.cadence.com.
3. CoCentric System Studio, http://www.synopsys.com.
4. CoWare. http://www.coware.com.
5. M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti. Transaction-level models for amba bus architecture using systemc 2.0. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 20026, Washington, DC, USA, 2003. IEEE Computer Society.
6. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a mpsoc environment. In Proceedings of the conference on Design, automation and test in Europe, page 20752. IEEE Computer Society, 2004.
7. M. Loghi, M. Poncino, and L. Benini. Cycle-accurate power analysis for multiprocessor systems-on-a-chip. In Proceedins of the 14th ACM Great Lakes symposium on VLSI, pages 410-406. ACM Press, 2004.
8. O. Ogawa, S. B. de Noyer, P. Chauvet, K. Shinohara, Y. Watanabe, H. Niizuma, T. Sasaki, and Y. Takai. A practical approach for bus architecture optimization at transaction level. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 20176, Washington, DC, USA, 2003. IEEE Computer Society.
9. S. Pasricha, N. Dutt, and M. Ben-Romdhane. Extending the transaction level modeling approach for fast communication architecture exploration. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 113-118, New York, NY, USA, 2004. ACM Press.
10. P. G. Paulin, C. Pilkington, and E. Bensoudane. StepNP: A system-level exploration platform for network processors. IEEE Design and Test of Computers, pages 2-11, 2002.
11. X. Zhu and S. Malik. A hierarchical modeling framework for on-chip communication architectures. In ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, pages 663-671, New York, NY, USA, 2002. ACM Press.