Overall Wafer Effectiveness (OWE): A novel industry standard for semiconductor ecosystem as a whole

Computers and Industrial Engineering

Volumn 65, Issue 1, 2013, Pages 117-127

  Chien, Chen Fu ^a   Hsu, Chia Yu ^b   Chang, Kuo Hao ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b YUAN ZE UNIVERSITY   (Taiwan)

Author keywords

Fab economics; Industry standard; Manufacturing strategy; Overall Wafer Effectiveness (OWE); Semiconductor ecosystem; Wafer productivity

Indexed keywords

COMPETITION; ECOLOGY; ECOSYSTEMS; ELECTRONICS INDUSTRY; MANUFACTURE; PRODUCTIVITY; SEMICONDUCTOR DEVICE MANUFACTURE;

EFFECTIVE MANAGEMENT; FUTURE RESEARCH DIRECTIONS; INDUSTRY STANDARDS; MANUFACTURING STRATEGY; OVERALL WAFER EFFECTIVENESS (OWE); SEMICONDUCTOR COMPANIES; SEMICONDUCTOR INDUSTRY; VALUE PROPOSITION;

SILICON WAFERS;

EID: 84879695405     PISSN: 03608352     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.cie.2011.11.024     Document Type: Article

References (41)

1. Allan, G. A., Walton, A. J., & Holwill, R. J. (1992). An yield improvement technique for IC layout using local design rules. IEEE Transactions on Semiconductor Manufacturing, 11(11), 1355-1362.
2. Beasley, J. E. (1985). Algorithm for unconstrained two-dimensional guillotine cutting. Journal of the Operational Research Society, 36(4), 297-306.
3. Bode, C. A., Ko, B. S., & Edgar, T. F. (2004). Run-To-run control and performance monitoring of overlay in semiconductor manufacturing. Control Engineering Practice, 12, 893-900.
4. Chiang, C., & Kawa, J. (2007). Design for manufacturability and yield for nano-scale CMOS. Springer.
5. Chien, C.-F., Chang, K.-H., & Chen, C. (2003). Design of sampling strategy for measuring and compensating overlay errors in semiconductor manufacturing. International Journal of Production Research, 41(11), 2547-2561.
6. Chien, C.-F., Chang, K.-H., Chen, C., & Lin, S. (2005). Overlay error model, sampling strategy and associated equipment. USA Invention Patent US6975974B2.
7. Chien, C.-F., & Chen, C. (2007). Using GA and CTPN for modeling the optimizationbased schedule generator of a generic production scheduling system. International Journal of Production Research, 45(8), 1763-1789.
8. Chien, C.-F., Chen, H., Wu, J.-Z., & Hu, C. (2007). Construct the OGE for promoting tool group productivity in semiconductor manufacturing. International Journal of Production Research, 45(3), 509-524.
9. Chien, C.-F., Chen, Y., & Peng, J. (2010). Manufacturing intelligence for semiconductor demand forecast based on technology diffusion and product Life cycle. International Journal of Production Economics, 128(2), 496-509.
10. Chien, C.-F., Hsu, S., & Chen, C. (1999). An iterative cutting procedure for determining the optimal wafer exposure pattern. IEEE Transactions on Semiconductor Manufacturing, 12(3), 375-377.
11. Chien, C.-F., Hsu, S., & Chen, C. (2002). Procedure of alignment for optimal wafer exposure pattern, USA Invention Patent US6368761 B1.
12. Chien, C.-F., Hsu, S., & Deng, J. (2001). A cutting algorithm for optimizing the wafer exposure pattern. IEEE Transactions on Semiconductor Manufacturing, 14(2), 157-162.
13. Chien, C.-F., & Hsu, C.-Y. (2006). A novel method for determining machine subgroups and backups with an empirical study for semiconductor manufacturing. Journal of Intelligent Manufacturing, 17(4), 429-440.
14. Chien, C.-F., & Kuo, R. (2011). Beyond make-or-buy: Cross-company short-Term capacity backup in semiconductor industry ecosystem. Flexible Services and Manufacturing Journal, 1-32. doi:10.1007/s10696-011-9113-4.
15. Chien, C.-F., Wang, J. K., Chang, T., & Wu, W. (2007). Economic analysis of 450 mm wafer migration. In Proceedings of international symposium of semiconductor manufacturing.
16. Chien, C.-F., & Wu, J.-Z. (2003). Analyzing repair decisions in the site imbalance problem of semiconductor test machines. IEEE Transactions on Semiconductor Manufacturing, 36(4), 704-711.
17. Cunningham, S. P., Spanos, C. J., & Voros, K. (1995). Semiconductor yield improvement: Results and best practices. IEEE Transactions on Semiconductor Manufacturing, 8(2), 103-109.
18. Dabbas, R. M., & Fowler, J. W. (2003). A new scheduling approach using combined dispatching criteria in wafer fabs. IEEE Transactions on Semiconductor Manufacturing, 16(3), 501-510.
19. de Ron, A. J., & Rooda, J. E. (2005). Equipment effectiveness: OEE revisited. IEEE Transactions on Semiconductor Manufacturing, 18(1), 190-196.
20. de Vries, K. D. (2005). Investigation of gross die per wafer formulas. IEEE Transactions on Semiconductor Manufacturing, 18(1), 136-139.
21. Ferris-Prabhu, A. (1989). An algebraic expression to count the number of chips on a wafer. IEEE Circuits and Devices Magazine, 37, 39.
22. Fine, C. H. (2000). Clockspeed-based strategies for supply chain design. Production and Operations Management, 9(3), 213-221.
23. Han, S., Derksen, J., & Chu, J. (2004). Extrusion spin coating: An efficient and deterministic photoresist coating method in microlithography. IEEE Transactions on Semiconductor Manufacturing, 17(1), 12-21.
24. Hifi, M. (1997). A DH/KD algorithm: A hybrid approach for unconstrained twodimension cutting problem. European Journal of Operational Research, 97(1), 41-52.
25. Hsu, S., & Chien, C.-F. (2007). Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing. International Journal of Production Economics, 107(1), 88-103.
26. Kuo, C., Chien, C.-F., & Chen, C. (2011). Manufacturing intelligence to exploit the value of production and tool data to reduce cycle time. IEEE Transactions on Automation Science and Engineering, 8(1), 103-111.
27. Leachman, R. C. (1997). Closed-loop measurement of equipment efficiency and equipment capacity. IEEE Transactions on Semiconductor Manufacturing, 10(1), 84-97.
28. Leachman, R. C., Ding, S., & Chien, C.-F. (2007). Economic efficiency analysis of wafer fabrication. IEEE Transactions on Automation Science and Engineering, 4(4), 501-512.
29. Lin, C., Chou, H., Wong, Y., Chien, C.-F., Wang, J., & Hsiao, C. (2008). Methods for optimizing die placement, USA Invention Patent US73530774B2.
30. Lin, S., Chien, C.-F., Hsu, C.-Y., & Wu, I. (2009). Method for analyzing overlay errors, USA Invention Patent US 7586609B2.
31. Moore, G. E. (1965). Cramming more components onto integrated circuits. Electronics, 38(8), 114-117.
32. Moore, J. F. (1993). Predators and prey: A new ecology of competition. Harvard Business Review (May-June), 75-86.
33. Moyne, J., del Castillo, E., & Hurwitz, A. M. (2001). Run-To-run control in semiconductor manufacturing. Boca Raton, FL: CRC.
34. Muthiah, K. M. N., & Huang, S. H. (2006). Overall throughput effectiveness (OTE) metric for factory-level performance monitoring and bottleneck detection. International Journal of Production Research, 45(20), 4753-4769.
35. Nakajima, S. (1988). Introduction to total productive maintenance. Cambridge, MA: Productivity Press.
36. Pettinato, J., & Pillai, D. (2005). Technology decision to minimize 450 mm wafer size transition risk. IEEE Transactions on Semiconductor Manufacturing, 18(4), 501-509.
37. SEMI E79-0200 (2000). Standard for definition and measurement of equipment productivity. Semiconductor Equipment and Material International, Mountain View, CA.
38. SEMI E10-0701 (2000). Specification for definition and measurement of equipment reliability, availability, and maintainability (RAM). Semiconductor Equipment and Material International, Mountain View, CA.
39. SEMI E35-0229 (2000). Cost of ownership for semiconductor manufacturing equipment metrics. Semiconductor Equipment and Material International, Mountain View, CA.
40. SEMI E124-1107 (2007). Guide for definition and calculation of overall factory efficiency (OFE) and other associated factory-level productivity metrics. Semiconductor Equipment and Material International, Mountain View, CA.
41. Tanaka, H. (2006). Alignment mark, alignment apparatus and method, exposure apparatus, and device manufacturing method, USA Invention Patent 7 006 225.