Using genetic algorithms (GA) and a coloured timed Petri net (CTPN) for modelling the optimization-based schedule generator of a generic production scheduling system

International Journal of Production Research

Volumn 45, Issue 8, 2007, Pages 1763-1789

  Chien, C F ^a   Chen, C H ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Genetic algorithms; Integer programming; Petri nets; Three phase simulation; Unrelated parallel machine

Indexed keywords

BENCHMARKING; COMPUTER SIMULATION; GENETIC ALGORITHMS; INTEGER PROGRAMMING; MATHEMATICAL MODELS; OPTIMIZATION; PROBLEM SOLVING; SCHEDULING; SEMICONDUCTOR MATERIALS;

SEMICONDUCTOR MANUFACTURING; THREE-PHASE SIMULATION; UNRELATED PARALLEL MACHINE;

PETRI NETS;

EID: 33947276184     PISSN: 00207543     EISSN: 1366588X     Source Type: Journal    
DOI: 10.1080/00207540500380981     Document Type: Article

References (31)

1. Baker, K.R., Introduction to Sequencing and Scheduling, 1974 (Wiley: New York).
2. Bautista, J., Lusa, A., Suarez, R., Mateo, M., Pastor, R. and Corominas, A., Application of genetic algorithms to assembly sequence planning with limited resources, in Proceedings of the 1999 IEEE International Symposium on Assembly and Task Planning, 1999, pp. 411-416.
3. Chen, C., Vempati, V. and Aljaber, N., An application of genetic algorithms for flow shop problems. Eur. J. Oper. Res., 1995, 80, 389-396.
4. Chen, J.H., Fu, L.C., Lin, M.H. and Huang, A.C., Petri-net and GA-based approach to modeling, scheduling, and performance evaluation for wafer fabrication. IEEE Trans. Robot. Automat., 2001, 17, 619-636.
5. Chen, T.R. and Hsia, T.C., Job shop scheduling with multiple resources and an application to a semiconductor testing facility, in Proceedings on the 33rd Conference on Decision and Control, 1994, pp. 1564-1570.
6. Chien, C.-F., Chang, K. and Chen, C., Design of sampling strategy for measuring and compensating overlay errors in semiconductor manufacturing, Int. J. Prod. Res., 2003, 41, 2547-2561.
7. Chien, C.-F. and Wu, J., Analyzing repair decisions in the site imbalance problem of semiconductor test machines. IEEE Trans. Semiconduct. Manuf., 2003, 16, 704-711.
8. Dillenberger, C., Escudero, L.F., Wollensak, A. and Zhang, W., On practical resource allocation for production planning and scheduling with period overlapping set-ups. Eur. J. Oper. Res., 1994, 75, 275-286.
9. Dorndorf, U. and Pesch, E., Evolution based learning in a job shop scheduling environment. Comput. Oper. Res., 1995, 22, 25-40.
10. Evans, J.B., Structures of Discrete Event Simulation: An Introduction to the Engagement Strategy, 1988 (Ellis Horwood: Chichester).
11. Evans, J.B., The Devnet: a Petri net for discrete event simulation. Lect. Note. Comput. Sci.: Adv. Petri Nets 1993, 1993, 674, 91-125.
12. Garey, M.R. and Johnson, D.S., Computers and Intractability: A Guide to the Theory of NP-Completeness, 1974 (Bell Laboratories: Murray Hill, NJ).
13. Gen, M. and Cheng, R., Genetic Algorithms and Engineering Design, 1974 (Wiley: New York).
14. Ghedjati, F., Genetic algorithms for the job-shop scheduling problem with unrelated parallel constraints: heuristic mixing method machines and precedence. Comput. Ind. Eng., 1999, 37, 39-42.
15. Hui, C.W. and Gupta, A., A novel MILP formulation for short-term scheduling of multistage multi-product batch plants. Comput. Chem. Eng., 2000, 24, 1611-1617.
16. Jain, V., Swarnkar, R. and Tiwari, M.K., Modeling and analysis of wafer fabrication scheduling via generalized stochastic Petri net and simulated annealing. Int. J. Prod. Res., 2003, 41, 3501-3527.
17. Jeng, M.D., Xie, X.L. and Chou, S.W., Modeling, qualitative analysis, and performance evaluation of the etching area in an IC wafer fabrication system using Petri nets. IEEE Trans. Semiconduct. Manuf., 1998, 11, 358-373.
18. Leachman, R.C. and Hodges, D.A., Benchmarking semiconductor manufacturing. IEEE Trans. Semiconduct. Manuf., 1996, 9, 158-169.
19. Lin, J.T. and Lee, C.C., Three-phase discrete event simulation of timed Petri nets. J. Chin. Instit. Ind. Eng., 1996, 13, 11-22.
20. Lin, S.Y. and Huang, H.P., Modeling and emulation of a furnace in IC fab based on colored-timed Petri net. IEEE Trans. Semiconduct. Manuf., 1998, 11, 410-420.
21. Liu, J. and MacCarthy, B.L., A global MILP model for FMS scheduling. Eur. J. Oper. Res., 1997, 100, 441-453.
22. Mendez, C.A., Henning, G.P. and Cerda, J., An MILP continuous-time approach to short-term scheduling of resource-constrained multistage flowshop batch facilities. Comput. Chem. Eng., 2001, 25, 701-711.
23. Odrey, N.G., Green, J.D. and Appello, A., A generalized Petri net modeling approach for the control of re-entrant flow semiconductor wafer fabrication. Robot. Comput.-Integr. Manuf., 2001, 17, 5-11.
24. Pearn, W.L., Chung, S.H. and Yang, M.H., Minimizing the total machine workload for the wafer probing scheduling problem. IIE Trans., 2002, 34, 211-220.
25. Piersma, N. and Dijk, W.V., A local search heuristic for unrelated parallel machine-scheduling with efficient neighborhood search. Math. Comput. Model., 1996, 24, 1-19.
26. Reeves, C., A genetic algorithm for flow shop sequencing. Comput. Oper. Res., 1995, 22, 5-13.
27. Sipser, M., Introduction to the Theory of Computation, 1974 (PWS: Boston, MA).
28. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry. Part I: System characteristics, performance evaluation and production planning. IIE Trans., 1992, 24, 47-60.
29. Wein, L.M., Scheduling semiconductor wafer fabrication. IEEE Trans. Semiconduct. Manuf., 1988, 1, 115-126.
30. Xiong, H.H. and Zhou, M.C., Scheduling of semiconductor test facility via Petri nets and hybrid heuristic search. IEEE Trans. Semiconduct. Manuf., 1998, 11, 384-393.
31. Yang, W.H. and Liao, C.J., Survey of scheduling research involving set-up times. Int. J. Sys. Sci., 1999, 30, 143-155.