Fault tolerance for multi-threaded applications by leveraging hardware transactional memory

Proceedings of the ACM International Conference on Computing Frontiers, CF 2013

Volumn , Issue , 2013, Pages

  Yalcin, Gulay ^a,b   Unsal, Osman Sabri ^a   Cristal, Adrian ^a  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Error detection; Error recovery; HTM; Redundancy

Indexed keywords

FAULT DETECTION SCHEMES; HARDWARE TRANSACTIONAL MEMORY; HTM; MISSION CRITICAL APPLICATIONS; MULTI- THREADED APPLICATIONS; MULTI-THREADED APPLICATION; PERFORMANCE DEGRADATION; TRANSIENT AND PERMANENT FAULT;

COMPUTER SYSTEM RECOVERY; ERROR DETECTION; FAULT DETECTION; HARDWARE; REDUNDANCY; STORAGE ALLOCATION (COMPUTER);

FAULT TOLERANCE;

EID: 84879509439     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2482767.2482773     Document Type: Conference Paper

References (30)

1. Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corparation, 1999.
2. R. Agarwal, P. Garg, and J. Torrellas. Rebound: Scalable Checkpointing for Coherent Shared Memory. In Proceedings of the 38th Annual International Symposium on Computer Architecture, pages 153-164, 2011.
3. R. Anglada and A. Rubio. An Approach to Crosstalk Effect Analysis and Avoidance Techniques in Digital CMOS VLSI Circuits. International Journal of Electronics, 6(5):9-17, 1988.
4. R. Baumann. Soft Errors in Advanced Computer Systems. IEEE Design and Test of Computers, 22(3):258-266, 2005.
5. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 Simulator: Modeling Networked Systems. IEEE Micro, 26:52-60, 2006.
6. C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization, September 2008.
7. D. Chen, P. W. Coteus, N. A. Eisley, A. Gara, P. Heidleberger, R. M. Senger, V. Salapura, B. Steinmacher-burow, Y. Sugawara, and T. E. Takken. Embedding Global Barrier and Collective in a Torus Network, United States Patent Application, 12/723277.
8. J. Chung, L. Yen, S. Diestelhorst, M. Pohlack, M. Hohmuth, D. Christie, and D. Grossman. ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory. IEEE/ACM International Symposium on Microarchitecture, 0:39-50, 2010.
9. C. Click. Azul's Experiences with Hardware Transactional Memory, January 2009.
10. V. Gajinov, F. Zyulkyarov, O. S. Unsal, E. Ayguade, T. Harris, M. Valero, and A. Cristal. QuakeTM: Parallelizing a Complex Sequential Application Using Transactional Memory. In Proceedings of the 23rd International Conference on Supercomputing, pages 126-135, 2009.
11. J. R. T. Gil, A. Negi, M. E. Acacio, J. M. García, and P. Stenström. ZEBRA: A Data-Centric, Hybrid-Policy Hardware Transactional Memory Design. In Proceedings of the international conference on Supercomputing, pages 53-62, 2011.
12. R. Gong, K. Dai, and Z. Wang. Transient Fault Recovery on Chip Multiprocessor based on Dual Core Redundancy and Context Saving. International Conference for Young Computer Scientists, pages 148-153, 2008.
13. G. Kestor, V. Karakostas, O. S. Unsal, A. Cristal, I. Hur, and M. Valero. RMS-TM: A Comprehensive Benchmark Suite for Transactional Memory Systems. In Proceeding of the second joint WOSP/SIPEW international conference on Performance engineering, pages 335-346, 2011.
14. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pages 190-200, 2005.
15. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. In Proceedings of the International Symposium on Computer Architecture, pages 99-110, 2002.
16. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In Proceedings of the International Symposium on Computer Architecture, pages 111-122, 2002.
17. J. Reinders. Transactional Synchronization in Haswell, February 2012.
18. S. K. Reinhardt and S. S. Mukherjee. Transient fault detection via simultaneous multithreading. SIGARCH Computer Architecture News, 28(2):25-36, 2000.
19. E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the International Symposium on Fault-Tolerant Computing, page 84, 1999.
20. S. Sanyal, S. Roy, A. Cristal, O. S. Unsal, and M. Valero. Dynamically Filtering Thread-Local Variables in Lazy-Lazy Hardware Transactional Memory. In Proceedings of the International Conference on High Performance Computing and Communications, pages 171-179, 2009.
21. T. J. Slegel and et al. IBM's S/390 G5 Microprocessor Design. IEEE Micro, 19:12-23, 1999.
22. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. Reunion: Complexity-Effective Multicore Redundancy. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture, pages 223-234, 2006.
23. J. C. Smolens, B. T. Gold, J. Kim, B. Falsafi, J. C. Hoe, and A. Nowatzyk. Fingerprinting: Bounding Soft-error Detection Latency and Bandwidth. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 224-234, 2004.
24. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proceedings of the International Symposium on Computer Architecture, pages 123-134, 2002.
25. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream Processors: Improving both Performance and Fault Tolerance. In Proceeding of the International Conference on Architectural Support for Programming Languages and Operating Systems, pages 257-268, 2000.
26. T. N. Vijaykumar, I. Pomeranz, and K. Cheng. Transient-fault recovery using simultaneous multithreading. In Proceedings of the International Symposium on Computer Architecture, pages 87-98, 2002.
27. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. SIGARCH Compututer Architecture News, 23:24-36, May 1995.
28. A. Wood, R. Jardine, and W. Bartlett. Data Integrity in HP NonStop Servers. In Proceedings of the Workshop on System Effects of Logic Soft Errors, 2006.
29. G. Yalcin, O. Unsal, and A. Cristal. FaulTM: Error Detection and Recovery Using Hardware Transactional Memory. In Design, Automation and Test in Europe, 2013.
30. G. Yalcin, O. Unsal, A. Cristal, I. Hur, and M. Valero. FaulTM: Fault-Tolerance Using Hardware Transactional Memory. In Workshop on Parallel Execution of Sequential Programs on Multi-Core Architecture PESPMA, 2010.