A fully-integrated 3-level DC-DC converter for nanosecond-scale DVFS

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 1, 2012, Pages 206-219

  Kim, Wonyoung ^a   Brooks, David ^a   Wei, Gu Yeon ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

3 level; DC DC conversion; dynamic voltage and frequency scaling; fully integrated converter; switching converter

Indexed keywords

3-LEVEL; DC-DC CONVERSION; DYNAMIC VOLTAGE AND FREQUENCY SCALING; FULLY INTEGRATED; SWITCHING CONVERTER;

CAPACITORS; CMOS INTEGRATED CIRCUITS; CONVERSION EFFICIENCY; EFFICIENCY; ENERGY MANAGEMENT; HVDC POWER TRANSMISSION; INTEGRATION; MICROPROCESSOR CHIPS; SWITCHING CIRCUITS;

DC-DC CONVERTERS;

EID: 84655164816     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2169309     Document Type: Article

References (24)

1. K. K. Rangan, G.-Y. Wei, and D. Brooks, "Thread motion: Fine-grained power management for multi-core systems," in Proc. 36th Annu. Int. Symp. Computer Architecture (ISCA), Jun. 2009.
2. P. Hazucha, G. Schrom, J. Hahn, B. A. Bloechel, P. Hack, G. E. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233 MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
3. G. Schrom, F. Faillet, and J. Hahn, "A 60 MHz 50 W fine-grain package integrated VR powering a CPU from 3.3 V," in Applied Power Electronics Conf., 2010.
4. J. Wibben and R. Harjani, "A high-efficiency DC-DC converter using 2 nH integrated inductors," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 844-854, Apr. 2008.
5. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, and P. Palmer, "A 3 GHz switching DC-DC converter using clock-tree charge-recycling in 90 nm CMOS with integrated output filter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007.
6. S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multi-stage interleaved synchronous buck converter with integrated output filter in a 0.18μm SiGe process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2006.
7. 2 using air-core inductors," in Applied Power Electronics Conf, 2007.
8. M. Wens and M. Steyaert, "An 800 mW fully-integrated 130 nm CMOS DC-DC step-down multi-phase converter, with on-chip spiral inductors and capacitors," in IEEE Energy Conversion Congress and Expo (ECCE), 2009.
9. Y. K. Ramadass, A. Fayed, and A. P. Chandrakasan, "A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2557-2567, Dec. 2010.
10. 2 at 81% efficiency," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2010.
11. L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz, and R. H. Dennard, "Fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3 A/mm," in IEEE Symp. VLSI Circuits, Jun. 2010.
12. G. Villar and E. Alarcón, "Monolithic integration of a 3-level DCM-operated low-floating-capacitor buck converter for DC-DC step-down conversion in standard CMOS," in IEEE Power Electronics Specialist Conf. (PESC), 2008.
13. W. Kim, G.-Y. Wei, and D. Brooks, "A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011.
14. V. Yousefzadeh, E. Alarcon, and D. Maksimovic, "Three-level buck converter for envelope tracking applications," IEEE Trans. Power Electronics, vol. 21, no. 2, pp. 549-552, Mar. 2006.
15. S. Rajapandian, K. L. Shepard, P. Hazucha, and T. Karnik, "Highvoltage power delivery through charge recycling," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1400-1410, Jun. 2006.
16. P. Hazucha, S. T. Moon, G. Schrom, F. Paillet, D. Gardner, S. Rajapandian, and T. Karnik, "High-voltage power delivery through charge recycling," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 66-73, Jan. 2007.
17. F. Zhang and P. R. Kinget, "Design of components and circuits underneath integrated inductors," IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2265-2271, Oct. 2006.
18. E. Alon and M. Horowitz, "Integrated regulation for energy-efficient digital circuits," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1795-1807, Aug. 2008.
19. W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks, "System level analysis of fast, per-core DVFS using on-chip switching regulators," in IEEE Int. Symp. High Performance Computer Architecture (HPCA), Feb. 2008.
20. V. J. Reddi, M. S. Gupta, G. Holloway, G.-Y. Wei, M. D. Smith, and D. Brooks, "Voltage emergency prediction: Using signatures to reduce operating margins," in IEEE Int. Symp. High Performance Computer Architecture (HPCA), Feb. 2009.
21. R. C. N. Pilawa-Podgurski, D. M. Giuliano, and D. J. Perreault, "Merged two-stage power converter architecture with soft charging switched-capacitor energy transfer," in IEEE Power Electronics Specialists Conf. (PESC), Jun. 2008.
22. W.-H. Ki, F. Su, and C.-Y. Tsui, "Charge redistribution loss consideration in optimal charge pump design," in IEEE Int. Symp. Circuits and Systems (ISCAS), May 2005.
23. ASITIC - Analysis and Simulation of Inductors and Transformers for Integrated Circuits, [Online]. Available: http://www.eecs.berkeley. edu/~niknejad/asitic.html
24. A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electronics, vol. 18, no. 1, pp. 301-308, Jan. 2003.