Dynamic data dependence tracking and its application to branch prediction

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 12, Issue , 2003, Pages 65-76

  Chen, Lei ^a   Dropsho, S ^a   Albonesi, D H ^a  

^a University of Rochester   (United States)

Author keywords

Accuracy; Application software; Computer architecture; Computer science; Microprocessors; Out of order; Parallel processing; Read write memory; Registers; Runtime

Indexed keywords

APPLICATION PROGRAMS; BENCHMARKING; COMPUTER SCIENCE; EMBEDDED SYSTEMS; FORECASTING; INFORMATION USE; MEMORY ARCHITECTURE; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SUPERCOMPUTERS;

ACCURACY; OUT OF ORDER; PARALLEL PROCESSING; REGISTERS; RUNTIMES;

COMPUTER ARCHITECTURE;

EID: 77952568625     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2003.1183525     Document Type: Conference Paper

References (36)

1. V. Agarwal, M. Hrishikesh, S. W. Keckler, D. Burger. Clock Rate versus IPC: The End of the Road for ConventionalMicroarchitectures. 27th Annual International Symposium on Computer Architecture, pages 248-259, June 2000.
2. R. Bahar and S. Manne. Power and Energy Reduction Via Pipeline Balancing. 28th International Symposium on Computer Architecture, pages 218-229, June 2001.
3. P. L. Bird, A. Rawsthorne, N. P. Topham. The Effectiveness of Decoupling. 7th International Conference of Supercomputing, pages 47-56, 1993.
4. D. Burger and T. Austin. The Simplescalar Toolset, Version 2.0. Technical Report TR-97-1342, University ofWisconsin-Madison, June 1997.
5. A. Buyuktosunoglu, A. El-Moursy, D. H. Albonesi. An Oldest-First Selection Logic Implementation for Non-Compacting Issue Queues. 15th International ASIC/SOC Conference, pages 31-35, September 2002.
6. B. Calder, G. Reinman, D. M. Tullsen. Selective Value Prediction. 26th Annual International Symposium on Computer Architecture, pages 64-74, May 1999.
7. L. Carter and B. Calder. Using Predicate Path Information in Hardware to Determine True Dependences. 16th Annual ACM International Conference on Supercomputing, pages 230-240, June 2002.
8. I.-C. K. Chen, J. T. Coffey, T. N. Mudge. Analysis of Branch Prediction via Data Compression. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 128-37, October 1996.
9. A. N. Eden and T. Mudge. The YAGS Branch Prediction Scheme. 31st International Symposium on Microarchitecture, pages 69-77, November 1998.
10. A. Farcy, O. Temam, R. Espasa, T. Juan. Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes. 31st International Symposium on Microarchitecture, pages 59-68, November 1998.
11. B. Fields, S. Rubin, R. Bodik. Focusing Processor Policies via Critical-Path Prediction. 28th Annual International Symposium on Computer Architecture, pages 74-85, June 2001.
12. D. Folegnani and A. Gonzalez. Energy-Efficient Issue Logic. 28th International Symposium on Computer Architecture, pages 230-239, June 2001.
13. P. N. Glaskowsky. Pentium 4 (partially) previewed. Microprocessor Report, pages 10-13, August 2000.
14. J. Gonzalez and A. Gonzalez. The Potential of Data Value Speculation to Boost ILP. 1998 International Conference on Supercomputing, pages 21-8, July 1998.
15. M. Goshima, K. Nishino, Y. Nakashima, S. ichiro Mori, T. Kitamura, S. Tomita. A High-Speed Dynamic Instruction Scheduling Scheme for Superscalar Processors. IPSJ Transactions on High Performance Computing Systems, pages 225-236, December 2001.
16. A. Hartstein and T. R. Puzak. The Optimum Pipeline Depth for a Microprocessor. Proceedings of 29th Annual International Symposium on Computer Architecture, pages 7-13, May 2002.
17. T. Heil, Z. Smith, J. Smith. Improving Branch Predictors by Correlating on Data Values. 32nd International Symposium on Microarchitecture, pages 28-37, November 1999.
18. D. A. Jimenez, S. Keckler, C. Lin. The Impact of Delay on the Design of Branch Predictors. 33rd Annual International Symposium on Microarchitecture, pages 67-76, 2000.
19. R. E. Kessler, E. J. McLellan, D. A. Webb. The Alpha 21264 Microprocessor Architecture. 1998 International Conference on Computer Design, pages 24-36, October 1998.
20. A. R. Lebeck, J. Koppanalil, T. li, J. Patwardhan, E. Rotenberg. A Large, Fast Instruction Window for Tolerating Cache Misses. 29th Annual International Symposium on Computer Architecture, pages 59-70, May 2002.
21. C.-C. Lee, I.-C. K. Chen, T. N. Mudge. The Bi-Mode Branch Predictor. 30th International Symposium on Microarchitecture, pages 4-13, December 1995.
22. M. Lipasti and J. Shen. Exceeding the Data-Flow Limit Via Value Prediction. 29th International Symposium onMicroarchitecture, pages 226-237, December 1996.
23. P. Michaud, A. Seznec, R. Uhlig. Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. 24th International Symposium on Computer Architecture, pages 292-303, June 1997.
24. R. Nair. Dynamic Path-Based Branch Correlation. 28th International Symposium on Microarchitecture, pages 15-23, November 1995.
25. S. Sechrest, C.-C. Lee, T. Mudge. Correlation and Aliasing in Dynamic Branch Predictors. 23rd International Symposium on Computer Architecture, pages 22-31, May 1996.
26. A. Seznec, S. Felix, V. Krishnan, Y. Sazeides. Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor. 29th Annual International Symposium on Computer Architecture, pages 295-306, May 2002.
27. B. Simon, B. Calder, J. Ferrante. Incorporating Predicate Information into Branch Predictors. To appear in the 9th International Symposium on High Performance Computer Architecture, February 2003.
28. E. Sprangle and D. Carmean. Increasing Processor Performance by Implementing Deeper Pipelines. Proceedings of 29th Annual International Symposium on Computer Architecture, pages 25-36, May 2002.
29. S. Srinivasan et al. Locality vs Criticality. 28th International Symposium on Computer Architecture, pages 132-143, June 2001.
30. S. Srinivasan and A. Lebeck. Load Latency Tolerance in Dynamically Scheduled Processors. 31st International Symposium on Microarchitecture, pages 148-159, November 1998.
31. J. Stark, M. Evers, Y. N. Patt. Variable Length Path Branch Prediction. 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 170-179, October 1998.
32. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable SimultaneousMultithreading Processor. 23rd Annual International Symposium on Computer Architecure, pages 191-202, May 1996.
33. A. Tyagi, H.-C. Ng, P. Mohapatra. Dynamic Branch Decoupled Architecture. 1999 IEEE International Conference on Computer Design, pages 442-451, October 1999.
34. D. W. Wall. Limits of Instruction-Level Parallelism. Technical Report 93/6, Digital Western Research Laboratory, November 1993.
35. K. C. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, pages 28-40, April 1996.
36. T.-Y. Yeh and Y. Patt. A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History. 20th International Symposium on Computer Architecture, pages 257-266, May 1993.