A high speed open source controller for FPGA partial reconfiguration

FPT 2012 - 2012 International Conference on Field-Programmable Technology

Volumn , Issue , 2012, Pages 61-66

  Vipin, Kizheppatt ^a   Fahmy, Suhaib A ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

CONFIGURATION MEMORY; FPGA PARTIAL RECONFIGURATION; HIGH SPEED; OPEN SOURCES; PARTIAL RECONFIGURATION; RESEARCH COMMUNITIES; RUNTIMES;

ADAPTIVE SYSTEMS; DESIGN;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84874038230     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2012.6412113     Document Type: Conference Paper

References (18)

1. J. Lotze, S. Fahmy, J. Noguera, B. Ozgul, L. Doyle, and R. Esser, "Development framework for implementing FPGA-based cognitive network nodes," in Proceedings of IEEE Global Telecommunications Conference (GLOBECOM), 2009.
2. ICAP controller source code. [Online]. Available: http://www.github.com/ archntu/prcontrol.git
3. K. Vipin and S. A. Fahmy, "Efficient region allocation for adaptive partial reconfiguration," in Proceedings of the International Conference on Field Programmable Technology (FPT), 2011.
4. Z. Li and S. Hauck, "Configuration compression for virtex FPGAs," in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2001.
5. K. Vipin and S. A. Fahmy, "Architecture-aware reconfiguration- centric floorplanning for partial reconfiguration," in Reconfigurable Computing: Architectures, Tools and Applications - Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC), 2012, pp. 13-25.
6. DS280: OPB HWICAP, Xilinx Inc., July 2006.
7. DS586: XPS HWICAP, Xilinx Inc., July 2010.
8. C. Claus, F. H. Muller, J. Zeppenfeld, and W. Stechele, "A new framework to accelerate Virtex-II Pro dynamic partial selfreconfiguration." in Proceedings of IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2007.
9. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, "Run-time partial reconfiguration speed investigation and architectural design space exploration," in Proceedings of International Conference on Field Programmable Logic and Applications (FPL), 2009.
10. M. Hubner, D. Gohringer, J. Noguera, and J. Becker, "Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs," in Proceedings of IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2010.
11. S. Liu, R. N. Pittman, and A. Forin, "Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller," Microsoft Research, Tech. Rep. MSR-TR-2009- 150, Sept. 2009.
12. S. G. Hansen, D. Koch, and J. Torresen, "High speed partial run-time reconfiguration using enhanced ICAP hard macro," in Proceedings of IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2011.
13. K. Papadimitriou, A. Dollas, and S. Hauck, "Performance of partial reconfiguration in FPGA systems: A survey and cost model," ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 4, no. 4, pp. 36:1-36:24, Dec. 2011.
14. UG86: Xilinx Memory Interface Generator (MIG) User Guide, Xilinx Inc., Sept. 2010.
15. S. Hauck., "Configuration prefetch for single context reconfigurable coprocessors," in Proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 1998.
16. C. Claus, B. Zhang, W. Stechele, L. Braun, M. Hubner, and J. Becker, "A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput," in Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL), 2008.
17. P. Manet, D. Maufroid, L. Tosi, G. Gailliard, O. Mulertt, M. D. Ciano, J. D. Legat, D. Aulagnier, C. Gamrat, R. Liberati, V. L. Barba, P. Cuvelier, B. Rousseau, and P. Gelineau, "An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications," EURASIP Journal on Embedded Systems, vol. 2008, pp. 1-11, 2008.
18. DS817: AXI HWICAP, Xilinx Inc., June 2011.