An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications

Eurasip Journal on Embedded Systems

Volumn 2008, Issue 1, 2008, Pages

  Manet, Philippe ^a   Maufroid, Daniel ^b   Tosi, Leonardo ^c   Gailliard, Gregory ^b   Mulertt, Olivier ^d   Di Ciano, Marco ^e   Legat, Jean Didier ^a   Aulagnier, Denis ^f   Gamrat, Christian ^g   Liberati, Raffaele ^h   La Barba, Vincenzo ⁱ   Cuvelier, Pol ^b   Rousseau, Bertrand ^a   Gelineau, Paul ^b  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^b THALES COMMUNICATIONS   (France)

^c CESVIT MICROELETTRONICA   (Italy)

^d MBDA FRANCE   (France)

^e Tecnopolis CSATA   (Italy)

^f Aerospace Division   (France)

^g CEA LIST   (France)

^h Elettronica   (Italy)

ⁱ THALES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 62249219829     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2008/367860     Document Type: Article

References (31)

1. De Bosschere K., Luk W., Martorell X., High-performance embedded architecture and compilation roadmap Transactions on High-Performance Embedded Architectures and Compilers I 2007 4050 Berlin, Germany Springer 5 29 Lecture Notes in Computer Science
2. Flynn M. J., Hung P., Microprocessor design issues: thoughts on the road ahead IEEE Micro 2005 25 3 16 31
3. Song J., Shepherd T., Chau M., A low power open multimedia application platform for 3G wireless Proceedings of IEEE International Symposium on Systems-on Chip (SOC 03) November 2003 Tampere, Finland 377 380
4. Hammes M., Kranz C., Seippel D., Kissing J., Leyk A., Evolution on SoC integration: GSM baseband-radio in 0.13 m CMOS extended by fully integrated power management unit IEEE Journal of Solid-State Circuits 2008 43 1 236 245
5. Tribble A. C., The software defined radio: fact and fiction Proceedings of IEEE Radio and Wireless Symposium January 2008 Orlando, Fla, USA 5 8
6. http://www.xilinx.com/prsrls/dsp/0626sdr.htm
7. Delahaye J.-P., Palicot J., Moy C., Leray P., Partial reconfiguration of FPGAs for dynamical reconfiguration of a software radio platform Proceedings of the 16th IST Mobile and Wireless Communications Summit July 2007 Budapest, Hungary 1 5
8. Kao C., Benefits of partial reconfiguration Xilinx Xcell Journal 2005 2005 55 65 67
9. McKay N., Melham T., Susanto K. W., Dynamic specialisation of XC6200 FPGAs by partial evaluation Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines April 1998 Napa Valley, Calif, USA 308 309
10. Merino P., Jacome M., Lopez J. C., A methodology for task based partitioning and scheduling of dynamically reconfigurable systems Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines April 1998 Napa Valley, Calif, USA 324 325
11. Park S. R., Burleson W., Reconfiguration for power saving in real-time motion estimation 5 Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 98) May 1998 Seattler, Wash, USA 3037 3040
12. Becker J., Donlin A., Hbner M., New tool support and architectures in adaptive reconfigurable computing Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI-SoC 07) October 2007 Atlanta, Ga, USA 134 139
13. Alderighi M., Casini F., DAngelo S., Mancini M., Pastore S., Sechi G. R., Evaluation of single event upset mitigation schemes for SRAM based FPGAs using the FLIPPER fault injection platform Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 07) September 2007 Rome, Italy 105 113
14. Wang H., Delahaye J.-P., Leray P., Palicot J., Managing dynamic reconfiguration on MIMO Decoder Proceedings of the 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS 07) March 2007 Long Beach, Calif, USA 1 8
15. Sedcole P., Blodget B., Anderson J., Lysaghi P., Becker T., Modular partial reconfigurable in Virtex FPGAs Proceedings of International Conference on Field Programmable Logic and Applications (FPL 05) August 2005 Tampere, Finland 211 216
16. Wu K., Madsen J., Run-time dynamic reconfiguration: a reality check based on FPGA architectures from Xilinx Proceedings of the 23rd IEEE Norchip Conference (NORCHP 05) November 2005 Oulu, Finland 192 195
17. Pionteck T., Albrecht C., Koch R., A dynamically reconfigurable packet-switched network-on-chip 1 Proceedings of the Design, Automation and Test in Europe Conference (DATE 06) March 2006 Munich, Germany 1 4
18. Claus C., Mller F. H., Zeppenfeld J., Stechele W., A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration Proceedings of the 21st International Parallel and Distributed Processing Symposium (IPDPS 07) March 2007 Long Beach, Calif, USA 1 7
19. Manet P., Maufroid D., Tosi L., RECOPS: reconfiguring programmable devices for military hardware electronics Proceedings of the Design, Automation and Test in Europe Conference (DATE 07) April 2007 Nice, France 1 6
20. RTCA DO-254/EUROCAE ED-80, Design assurance guidance for airborne electronic hardware 2000 April
21. Lysaght P., Blodget B., Mason J., Young J., Bridgford B., Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs Proceedings of International Conference on Field Programmable Logic and Applications (FPL 06) August 2006 Madrid, Spain 1 6
22. http://www.xilinx.com/ise/
23. Xilinx XAPP290, Two flows for partial reconfiguration: module based or difference based September 2004
24. http://www.xilinx.com/ise/optionalprod/cspro.htm
25. Ghenassia F., Transaction-Level Modeling with SystemC 2005 New York, NY, USA Springer
26. Qu Y., Tiensyrja K., Soininen J.-P., SystemC-based design methodology for reconfigurable system-on-chip Proceedings of the 8th Euromicro Conference on Digital System Design (DSD 05) August-September 2005 Porto, Portugal 364 371
27. Schallenberg A., Nebel W., Oppenheimer F., OSSS+R: modelling and simulating self-reconfigurable systems Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL 06) August 2006 Madrid, Spain 1 6
28. Herrholz A., Oppenheimer F., Hartmann P. A., The ANDRES project: analysis and design of run-time reconfigurable, heterogeneous systems Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL 07) 2007 Amsterdam, The Netherlands 396 401
29. Gailliard G., Nicollet E., Sarlotte M., Verdier F., Transaction level modelling of SCA compliant software defined radio waveforms and platforms PIM/PSM Proceedings of the Design, Automation and Test in Europe Conference (DATE 07) April 2007 Nice, France 1 6
30. Gailliard G., Mercier B., Sarlotte M., Candaele B., Verdier F., Towards a systemC TLM based methodology for platform design and IP reuse: application to software defined radio Proceedings of the 2nd International European Workshop on Reconfigurable Communication-Centric Systems-on (RECOSOC 06) July 2006 Montpellier, France 131 138
31. Sarlotte M., Counil B., Gelineau P., Chau R., Maufroid D., Partial reconfiguration concept in a SCA approach Software Defined Radio Technical Conference and Product Exposition (SDR 07) November 2007 Denver, Colo, USA