Efficient region allocation for adaptive partial reconfiguration

2011 International Conference on Field-Programmable Technology, FPT 2011

Volumn , Issue , 2011, Pages

  Vipin, Kizheppatt ^a   Fahmy, Suhaib A ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

AREA EFFICIENCY; AREA SAVINGS; DESIGNING SYSTEMS; FPGA PARTIAL RECONFIGURATION; OPTIMAL ALLOCATION; PARTIAL RECONFIGURATION; PHYSICAL ARCHITECTURE; RE-CONFIGURABLE; RECONFIGURABLE MODULE; RECONFIGURATION OVERHEAD; RECONFIGURATION TIME;

DESIGN;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84857229186     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2011.6133248     Document Type: Conference Paper

References (14)

1. UG702: Partial Reconfiguration User Guide, Xilinx Inc., 2010.
2. C. Bieser, M. Bahlinger, M. Heinz, C. Stops, and K. D. Mueller-Glaser, "A novel partial bitstream merging methodology accelerating Xilinx Virtex-II FPGA based PR system setup," in Proceedings of Int. Conf. on Field Programmable Logic and Applications (FPL), 2006.
3. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght, "Modular dynamic reconfiguration in Virtex FPGAs," IEE Proceedings of Computers and Digital Techniques, vol. 153, no. 3, pp. 157-164, 2006.
4. C. Conger, R. Hymel, M. Rewak, A. D. George, and H. Lam, "FPGA design framework for dynamic partial reconfiguration," in Proceedings of Reconfigurable Architectures Workshop (RAW), 2008.
5. L. Singhal and E. Bozorgzadeh, "Multi-layer floorplanning on a sequence of reconfigurable designs," in Proceedings of Int. Conf. on Field Programmable Logic and Applications (FPL), 2006.
6. P. Banerjee, M.Sangtani, and S.Sur-Kolay, "Floorplanning for partial reconfiguration in FPGAs," in Proceedings of International Conference on VLSI Design, 2009.
7. V. Rana, S. Murali, D. Atienza, M. D. Santambrogio, L. Benini, and D. Sciuto, "Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems," in IEEE/ACM Int. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2009.
8. S. Fahmy, J. Lotze, J. Noguera, L. Doyle, and R. Esser, "Generic software framework for adaptive applications on FPGAs," in Proceedings of IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 2009.
9. E. El-Araby, I. Gonzalez, and T. El-Ghazawi, "Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing," in Proceedings of Int. Works. on High-performance Reconfigurable Computing Technology and Applications (HPRCTA), 2007.
10. S. Liu, R. Pittman, A. Forin, and J. Gaudiot, "On energy efficiency of reconfigurable systems with run-time partial reconfiguration," in Proceedings of IEEE Int. Conf. on Application-specific Systems Architectures and Processors (ASAP), 2010.
11. D. Koch, C. Beckhoff, and J. Torrison, "Fine-grained partial runtime reconfiguration on Virtex-5 FPGAs," in Proceedings of IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2010.
12. P. Schumacher and P. Jha, "Fast and accurate resource estimation of RTL-based designs targeting FPGAs," in Proceedings of Int. Conf. on Field Programmable Logic and Applications (FPL), 2008.
13. UG191: Virtex-5 FPGA Configuration User Guide, Xilinx Inc., 2010.
14. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, "Run-time partial reconfiguration speed investigation and architectural design space exploration," in Proceedings of Int. Conf. on Field Programmable Logic and Applications (FPL), 2009.