A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 535-538

  Claus, C ^a   Zhang, B ^a   Stechele, W ^a   Braun, L ^b   Hubner M ^b   Becker, J ^b  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOBILE DRIVERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SPEED; THROUGHPUT;

DRIVER ASSISTANCES; DYNAMIC PARTIAL RECONFIGURATIONS; FIELD PROGRAMMABLE GATE ARRAYS; IP CORES; ON-CHIP; PAPER ADDRESSES; PARTIAL RECONFIGURATIONS; SOME APPLICATIONS; SPECIAL FEATURES;

APPLICATIONS;

EID: 54949092869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4630002     Document Type: Conference Paper

References (12)

1. C. Claus, W. Stechele, and A. Herkersdorf, "Autovision - A Run-time Reconfigurable MPSoC Architecture for Future Driver Assistance Systems," Information Technology, vol. 49, no. 3, pp. 181-186, Mar. 2007.
2. B. Blodget, P. James-Roxby, E. Keller, S. Mcmillan, and P. Sundararajan, "A Self-reconfiguring Platform," in Proceedings of FPL'03, Lisbon, Portugal, Sept. 2003, pp. 565-574.
3. V. Tadigotla and L. S. ans Sesh Commuri, "FPGA Implementation of Dynamic Run-Time Behavior Reconfiguration in Robots," in Proceedings of ISIC '06, Munich, Germany, Oct. 2006, pp. 1220-1225.
4. A. Weisensee and D. Nathan, "A Self-Reconfigurable Computing Platform Hardware Architecture," CoRR, vol. cs.AR/0411075, no. 8, pp. 1-5, Nov. 2004.
5. H. Tan, R. F. DeMara, A. J. Thakkar, A. Ejnioui, and J. Sattler, "Complexity and Performance Evaluation of Two Partial Reconfiguration Interfaces on FPGAs: A Case Study," in Proceedings of ERSA'06, Las Vegas, Nevada, USA, June 2006, pp. 253-256.
6. C. Claus, F. H. Müller, J. Zeppenfeld, and W. Stechele, "A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration, " in Proceedings IPDPS'07, Long Beach, California, USA, Mar. 2007, pp. 1-7.
7. J. Zeppenfeld, "LIS-IPIF Specification", Lehrstuhl für Integrierte Systeme, Arcisstraβe 21, D-80290 München, 2006, www.lis.ei.tum.de/?lisipif.
8. "Virtex-II Pro and Virtex-II Pro X FPGA User Guide (UG012)", v4.0 ed., Xilinx Inc., 2100 Logic Drive, San Jose CA 95124, Mar. 2005.
9. "Virtex-4 Configuration Guide", vl.9 ed., Xilinx Inc., 2100 Logic Drive, San Jose CA 95124, Oct. 2007.
10. "OPB HWICAP Product Specification", Xilinx Inc., 2100 Logic Drive, San Jose CA 95124, Mar. 2005.
11. "Xilinx University Program Virtex-II Pro Development System Hardware Reference Manual", vl.0 ed., Xilinx Inc., 2100 Logic Drive, San Jose CA 95124, Mar. 2005.
12. "ML410 Embedded Development Platform User Guide", vl.7 ed., Xilinx Inc., 2100 Logic Drive, San Jose CA 95124, Sept. 2007.