Design of subthreshold SRAMs for energy-efficient quality-scalable video applications

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 1, Issue 2, 2011, Pages 183-192

  Wang, Jinn Shyan ^a   Chang, Pei Yao ^a   Tang, Tai Shin ^b   Chen, Jia Wei ^a   Guo, Jiun In ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

^b Ili Technology Corporation   (Taiwan)

Author keywords

embedded; H.264 decoder; SRAM; Subthreshold

Indexed keywords

BITCELL; DESIGN TECHNIQUE; DYNAMIC CIRCUITS; EMBEDDED; ENERGY EFFICIENT; H.264 DECODER; H.264 VIDEO DECODER; MULTI-OUTPUT; OPERATING SPEED; POWER-GATING; SCALABLE VIDEO; SMALL AREA; SRAM MACRO; SUBTHRESHOLD; VIDEO APPLICATIONS;

DECODING; DESIGN;

ENERGY EFFICIENCY;

EID: 80052045920     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2011.2158345     Document Type: Article

References (12)

1. H. C. Chang, J. W. Chen, C. L. Su, Y. C. Yang, Y. Li, C. H. Chang, Z. M. Chen, W. S. Yang, C. C. Lin, C. C. Chen, J. S.Wang, and J. I. Guo, "A 7 mW-to-183 mW dynamic quality-scalable H.264 video encoder chip," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 280-603.
2. C. D. Chien, C. C. Lin, Y. H. Shih, H. C. Chen, C. J. Huang, C. Y. Yu, C. L. Chen, C. H. Cheng, and J. I. Guo, "A 252 kgate/71 mW multi-standard multi-channel video decoder for high definition video applications," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 282-603.
3. M. Cho, J. Schlessman, W. Wolf, and S. Mukhopadhyay, "Accuracyaware SRAM: A reconfigurable low power SRAM architecture for mobile multimedia applications," in ASP-DAC Dig. Papers, Jan. 2009, pp. 823-828.
4. T. Suzuki, Y. Yamagami, I. Hatanaka, A. Shibayama, H. Akamatsu, and H. Yamauchi, "A sub-0.5-V operating embedded SRAM featuring a multi-bit-error-immune hidden-ECC scheme," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 151-160, Jan. 2006.
5. H. Yamauchi, "A discussion on SRAM circuit design trend in deeper nano-meter era," in ISOCC Dig. Tech. Papers, 2008, pp. 164-167.
6. K. Takeda, Y. Hagihara, Y. Aimoto, M. Nomura, Y. Nakazawa, T. Ishii, and H. Kobatake, "A read-static-noise-margin-free SRAM cell for low-Vdd and high-speed applications," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 113-121, Jan. 2006. (Pubitemid 43145968)
7. H. Yamauchi, "A scaling trend of variation-tolerant SRAM circuit design in deeper nano-meter era," J. Semicond. Technol. Sci., pp. 37-50, Mar. 2009.
8. L. Chang, R. K. Montoye, Y. Nakamura, K. A. Batson, R. J. Eickemeyer, R. H. Dennard, W. Haensch, and D. Jamsek, "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 956-963, Nov. 2008.
9. B. H. Calhoun and A. Chandrakasan, "A 256 kb 65 nm sub-threshold SRAM design for ultra-low-voltage operation," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 680-688, Mar. 2007. (Pubitemid 46376044)
10. I. J. Chang, J. J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650-658, Feb. 2009.
11. M. E. Sinangil, N. Verma, and A. P. Chandrakasan, "A reconfigurable 8T ultra-dynamic voltage scalable (U-DVS) SRAM in 65 nm CMOS," IEEE J. Solid-State Circuit, vol. 44, no. 11, pp. 3163-3173, Nov. 2009.
12. Z. Guo, A. Carlson, L. T. Pang, K. T. Duong, T. J. K. Liu, and B. Nikolic, "Large-scale SRAM variability characterization in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3174-3192, Nov. 2009.