FPGA-based synthetic instrumentation for board test

Proceedings - International Test Conference

Volumn , Issue , 2012, Pages

  Aleksejev, Igor ^a   Jutman, Artur ^b   Devadze, Sergei ^b   Odintsov, Sergei ^a   Wenzel, Thomas ^c  

^a Testonica Lab   (Estonia)

^b TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

^c GOEPEL Electronic GmbH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AT-SPEED TESTING; BOARD-LEVEL; FPGA-BASED INSTRUMENTATION; PROGRAMMABLE LOGIC DEVICE; SYNTHETIC INSTRUMENTATION; SYNTHETIC INSTRUMENTS; SYSTEM COMPONENTS; TEST AND MEASUREMENT; TEST APPLICATIONS; TEST COST; TEST EQUIPMENTS;

INSTRUMENT TESTING; LOGIC DEVICES; POLYCHLORINATED BIPHENYLS;

INSTRUMENTS;

EID: 84873125910     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TEST.2012.6401571     Document Type: Conference Paper

References (19)

1. Geiger, P.B., Butkovich, S., "Boundary-Scan Adoption-An Industry Snapshot with Emphasis on the Semiconductor Industry", in Proc. Int. Test Conference (ITC'09), USA, 1-6 Nov. 2009, pp. 1-10.
2. Werkmann, H.; Kim Dong-Myong; Fujita, S. "GDDR5 Training-Challenges and Solutions for ATE-based test", in Proc. 17th Asian Test Symposium, 2008. ATS '08., pp. 423-428
3. Nirmaier, T, et al. "Efficient High-Speed Interface Verification and Fault Analysis", in Proc. IEEE International Test Conference, 2008, pp. 1-9.
4. B. Nadeau-Dostie, et al, "An Embedded Technique for At-Speed Interconnect Testing," in Proc. Int. Test Conf, Atlantic City, USA 1999, pp.431-438. (Pubitemid 30540104)
5. A. Jutman, "At-Speed On-Chip Diagnosis of Board-Level Interconnect Faults", in Formal Proc. of 9th IEEE ETS04, France, 2004, pp. 2-7. (Pubitemid 40423479)
6. I. Aleksejev, S. Devadze, A. Jutman, R. Ubar, "Fast Extended Test Access via JTAG and FPGAs", in Proc. Int. Test Conf 2009, pp. 1-7.
7. J. Sachße, H.-D. Wuttke, S. Ostendorff, and J. H. Meza Escobar, "Architecture of an adaptive Test System built on FPGA," in ARCS 2011-Architecture of Computing Systems, Italy, 2011, pp. 86-97.
8. IEEE Standard test access port and boundary-scan architecture, IEEE Std. 1149.1-2001, 2001.
9. K.P. Parker. The Boundary-Scan Handbook, Kluwer Academic Publishers, Boston, MA, USA, 2003, 373 p.
10. DDR3 SDRAM Specification, JESD79-3E, JEDEC Solid State Technology Association
11. IEEE Standard for Reduced-in and Enhanced-functionality Test Access Port and Boundary Scan Architecture, IEEE Standard 1149.7, 2009
12. Crouch, A.L., "IJTAG: The path to organized instrument connectivity", in Proc. International Test Conference, 2007, ITC 2007. pp. 1-10.
13. Conroy, Z., Hui Li, Balangue, J., "Built In Self Test (BIST) Survey-an industry snapshot of HVM component BIST usage at board and system test", in IEMT10, Malaysia, 30 Nov-2 Dec 2010, pp. 1-6.
14. S.Devadze, A.Jutman, A.Tsertov, M.Instenberg, and R.Ubar, "Microprocessor-based system test using debug interface," in Proc. of 26th IEEE NORCHIP Conference, Estonia, Nov. 2008, pp. 98-101.
15. P. Maxwell, I. Hartanto, L. Bentz. "Comparing Functional and Structural Tests".-Proc. of International Test Conference, Atlantic City, NJ, USA, 2000, pp.403-407.
16. S.Davidson. "Towards an understanding of no trouble found devices."-Proc. of VLSI Test Symposium, Palm Springs, California, USA, 2005, pp. 147-152.
17. "How to test high-speed memory with non-intrusive embedded instruments", whitepaper, ASSET InterTech, 2012, URL: http://www.asset- intertech.com/Solutions/Board-Test-Debug/Memory-Test-Whitepaper
18. ChipScope Pro Software and Cores User Guide, Xilinx Inc, 2012, URL: http://www.xilinx.com/support/documentation/sw-manuals/xilinx14-2/ chipscope-ro-sw-cores-ug029.pdf
19. ChipVORX® Embedded Virtual Instruments, URL: http://testonica.com/ products/chipvorx