Low-power filtering via adaptive error-cancellation

IEEE Transactions on Signal Processing

Volumn 51, Issue 2, 2003, Pages 575-583

  Wang, Lei ^a   Shanbhag, Naresh R ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Adaptive filtering; Algorithm transformations; Algorithmic noise tolerance; Fault tolerance; Low power; Soft DSP; Voltage scaling

Indexed keywords

ALGORITHMS; COMMUNICATION SYSTEMS; COMPUTER SIMULATION; DIGITAL FILTERS; ELECTRIC POTENTIAL; FAULT TOLERANT COMPUTER SYSTEMS; FREQUENCY DIVISION MULTIPLEXING;

BROADBAND COMMUNICATION SYSTEMS;

ADAPTIVE FILTERING;

EID: 0037306141     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2002.806989     Document Type: Article

References (34)

1. B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high-performance and low power-The next ten years," Proc. IEEE, vol. 83, pp. 595-606, Apr. 1995.
2. R. Gonzalez, B. M. Gordon, and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 1210-1216, Aug. 1997.
3. E. A. Vittoz, "Low-power design: Ways to approach the limits," in Proc. ISSCC, 1994, pp. 14-18.
4. A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
5. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. ICCAD, 1996, pp. 524-531.
6. P. Larsson and C. Svensson, "Noise in digital dynamic CMOS circuits," IEEE J. Solid-State Circuits, vol. 29, pp. 655-662, June 1994.
7. The 2001 International Technology Roadmap for Semiconductors IOnline]. Available: http://public.itrs.net/Files/2001ITRS/Home.htm.
8. P. K. Bondyopadhyay, "Moore's law governs the silicon revolution," Proc. IEEE, vol. 86, pp. 78-81, Jan. 1998.
9. N. R. Shanbhag, "A mathematical basis for power-reduction in digital VLSI systems," IEEE Trans. Circuits Syst. II, vol. 44, pp. 935-951, Nov. 1997.
10. R. Hedge and N. R. Shanbhag, "Toward achieving energy-efficiency in presence of deep submicron noise," IEEE Trans. VLSI Syst., to be published.
11. N. R. Shanbhag and L. Wang, "Energy-efficiency bounds for noise-tolerant dynamic circuits," in Proc. Int. Symp. Circuits Syst., May 2000, pp. 273-276.
12. R. Hegde and N. R. Shanbhag, "Soft digital signal processing," IEEE Trans. VLSI Syst., vol. 9, pp. 813-823, Dec. 2001.
13. G. Balamurugan and N. R. Shanbhag, "The twin-transistor noise-tolerant dynamic circuit technique," IEEE J. Solid-State Circuits, vol. 36, pp. 273-280, Feb. 2001.
14. T. R. N. Rao and E. Fujiwara, Error-Control Coding for Computer Systems. Englewood Cliffs, NJ: Prentice-Hall, 1989.
15. G. R. Redinbo, "Generalized algorithm-based fault tolerance: Error correction via Kalman estimation," IEEE Trans. Comput., vol. 47, pp. 639-655, June 1998.
16. R. Karri, "Fault-tolerant VLSI systems," IEEE Trans. Rel., vol. 48, pp. 106-107, June 1999.
17. Y. Y. Chen, S. J. Upadhyaya, and C. H. Cheng, "A comprehensive reconfiguration scheme for fault-tolerant VLSI/WSI array processors," IEEE Trans. Comput., vol. 46, pp. 1363-1371, Dec. 1997.
18. C. Bolchini, G. Buonanno, D. Sciuto, and R. Stefanelli, "An improved fault tolerant architecture at CMOS level," in Proc. Int. Symp. Circuits Syst., vol. 4, 1997, pp. 2737-2740.
19. R. Pandya, D. Grillo, E. Lycksell, P. Mieybegue, H. Okinaka, and M. Yabusaki, "IMT-2000 standards: Network aspects," IEEE Personal Commun., pp. 10-29, Aug. 1997.
20. R. D. Carsello, R. Meidan, S. Allpress, F. O'Brien, J. A. Tarallo, N. Ziesse, A. Arunachalam, J. M. Costa, E. Berruto, R. C. Kirby, A. Maclatchy, F. Watanabe, and H. Xia, "IMT-2000 Standards: Radio aspects," IEEE Personal Commun., pp. 30-40, Aug. 1997.
21. J. M. Cioffi, V. Oksman, J.-J. Werner, T. Pollet, P. M. P. Spruyt, J. S. Chow, and K. S. Jacobsen, "Very-high-speed digital subscriber lines," IEEE Commun. Mag., vol. 37, pp. 72-79, Apr. 1999.
22. M. Gagnaire, "An overview of broad-band access technologies," Proc. IEEE, vol. 85, pp. 1958-1972, Dec. 1997.
23. J. G. Proakis, Digital Communications. New York: McGraw-Hill, 1995.
24. S. Haykin, Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice-Hall, 1996.
25. M. Goel and N. R. Shanbhag, "Dynamic algorithm transformations for low-power reconfigurable adaptive equalizer," IEEE Trans. Signal Processing, vol. 47, pp. 2821-2832, Oct. 1999.
26. R. Marculescu, D. Marculescu, and M. Pedram, "Sequence compaction for power estimation: Theory and practice," IEEE Trans. Comput.-Aided Design, vol. 18, pp. 973-993, July 1999.
27. S. Gupta and F. N. Najm, "Power modeling for high-level power estimation," IEEE Trans VLSI Syst., vol. 8, pp. 18-29, Feb. 2000.
28. D. P. Bertsekas, Nonlinear Programming. Boston, MA: Athena Scientific, 1995.
29. A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1994.
30. M. Goel and N. R. Shanbhag, "Finite-precision analysis of the pipelined strength-reduced adaptive filter," IEEE Trans. Signal Processing, vol. 46, pp. 1763-1769, June 1998.
31. C. Caraiscos and B. Liu, "A roundoff error analysis of the LMS adaptive algorithm," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 34-41, Feb. 1984.
32. C. R. Baugh and B. A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Trans. Comput., vol. C-22, pp. 1045-1047, Dec. 1973.
33. M. G. Xakellis and F. N. Najm, "Statistical estimation of the switching activity in digital circuits," in Proc. Design Automat. Conf., June 1994, pp. 728-733.
34. L.R. Rabiner, J. H. McClellan, and T. W. Parks, "FIR digital filter design techniques using weighted Chebyshev approximation," Proc. IEEE, vol. 63, pp. 595-610, Apr. 1975.