Low-power multimedia system design by aggressive voltage scaling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 18, Issue 5, 2010, Pages 852-856

  Kurdahi, Fadi J ^a   Eltawil, Ahmed ^a   Yi, Kang ^b   Cheng, Stanley ^a   Khajeh, Amin ^a  

^a University of California at Irvine   (United States)

^b Handong University   (South Korea)

Author keywords

H.264; Low power; Memory management; Multimedia systems; VLSI; Voltage scaling

Indexed keywords

ERROR RESILIENCE; H.264; H.264 DECODER; LOW POWER; LOW-POWER MEMORY; MOBILE MULTIMEDIA; MULTIMEDIA SYSTEM DESIGN; OPERATING CONDITION; PARADIGM SHIFTS; POWER CONSUMPTION; POWER SAVINGS; SUPPLY VOLTAGES; TRANSMISSION SCHEMES; VOLTAGE-SCALING;

MULTIMEDIA SYSTEMS;

EID: 77951880041     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2009.2016665     Document Type: Article

References (34)

1. M. Satyanarayanan, "Mobile information access," IEEE Pers. Commun., vol. 3, no. 1, pp. 26-33, Feb. 1996. (Pubitemid 126558070)
2. K. Lahiri, S. Dey, and A. Raghunathan, "Design of communication architectures for high-performance and energy-efficient system-on-chips," in Multiprocessor Systems-on-Chips. San Mateo, CA: Morgan Kaufmann, Sep. 2004.
3. F. J. Kurdahi, A. M. Eltawil, Y. Park, R. Kanj, and S. R. Nassif, "System-Level SRAM yield enhancement," in Proc. ISQED, 2006, pp. 176-184.
4. A. M. Eltawil and F. J. Kurdahi, "System redundancy: A means of improving process variation yield degradation in memory arrays," in Proc. VLSI-DAT, 2006, pp. 139-142.
5. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, U. K.: Cambridge Univ. Press, 1998.
6. M. A. Breuer, S. K. Gupta, and T. M. Mak, "Defect and error tolerance in the presence of massive numbers of defects," IEEE Des. Test Comput., vol. 21, no. 3, pp. 216-227, May/Jun. 2004.
7. B. Noble, "System support for mobile adaptive applications," IEEE Pers. Commun., vol. 7, no. 1, pp. 44-49, Feb. 2000. (Pubitemid 30564054)
8. Fujitsu Microelectron. Asia Pte Ltd, Singapore, "Fujitsu MB86H50 H.264 codec chip," 2006. [Online]. Available: http://www.fujitsu.com/sg/ news/pr/fmal-20061215.html
9. Hewlett-Packard Dev. Co., Cupertino, CA, An integrated cache/SRAM access time, cycle time, area, leakage, and dynamic power model CACTI 2008. [Online]. Available: http://quid.hpl.hp. com:9081/cacti
10. ITRS, "The International Technology Roadmap for Semiconductors (ITRS)," 2005. [Online]. Available: http://www.itrs.net/Links/2005ITRS/ Home2005.htm
11. Arizona State Univ., Tempe, AZ, "Predictive Technology Model (PTM)," 2007. [Online]. Available: http://www.eas.asu.edu/~ptm
12. ARC Int., "ARC video subsystem," 2006. [Online]. Available: http://www.arc.com/subsystems/video/ARC-Video-pb.pdf
13. IBM Corp., New York, "IBM 65 nm process," 2006. [Online]. Available: http://www-03.ibm.com/chips/asics/products/stdcell.html
14. M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H.264/AVC baseline profile decoder complexity analysis," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 704-716, Jul. 2003.
15. K. Sühring, "JM H.264/AVC reference code," 2006. [Online]. Available: http://iphome.hhi.de/suehring/tml
16. F. J. Kurdahi, A. M. Eltawil, K. Yi, Y. Park, A. Djahromi, and Y. Zorian, "Accounting for chip yield at the application level: A case study of a H.264 video application," presented at the IEEE Workshop Des. Manuf. Yield Oct. 2006, Paper 1.4.
17. X. Wang, M. Ottavi, F. Meyer, and F. Lombardi, "On the yield of compiler-based eSRAMs," in Proc. Int. Symp. Defect Fault Tolerance VLSI Syst., 2004, pp. 11-19. (Pubitemid 41311295)
18. A. Agarwal, B. C. Paul, H. Mahmoodi, A. Datta, and K. Roy, "A process-tolerant cache architecture for improved yield in nanoscale technologies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 1, pp. 27-38, Jan. 2005. (Pubitemid 40178466)
19. L. Anghel, N. Achouri, and M. Nicolaidis, "Evaluation of memory built-in self repair techniques for high defect density technologies," in Proc. 10th IEEE Int. Symp. PRDC, 2004, pp. 315-320.
20. J. F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu, "A built-in self-repair design for semiconductor memories with 2-D redundancy," in Proc. IEEE Int. Test Conf., 2003, pp. 393-402.
21. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Statistical design and optimization of SRAM cell for yield enhancement," in Proc. ICCAD, 2004, pp. 10-13. (Pubitemid 40449207)
22. I. Richardson, "What is H.264/AVC?," 2005. [Online]. Available: http://www.vcodex.com/h264.html
23. N. Kim, K. Flautner, D. Blaauw, and T. Mudge, "Circuit and microarchitectural techniques reducing cache leakage power," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 2, pp. 167-184, Feb. 2004.
24. D. Markovic, V. Stojanovic, B. Nikolic, M. A. Horowitz, and R. W. Brodersen, "Methods for true energy-performance optimization," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1282-1293, Aug. 2004.
25. L. Wang and N. R. Shanbhag, "Low-power filtering via adaptive errorcancellation," IEEE Trans. Signal Process., vol. 51, no. 2, pp. 575-583, Feb. 2003.
26. N. Shanbhag, "Reliable and energy-efficient digital signal processing," in Proc. 39th ACM/IEEE Des. Autom. Conf., 2002, pp. 830-835.
27. A. K. Uht, "Going beyond worst-case specs with TEAtime," Computer, vol. 37, no. 3, pp. 51-56, Mar. 2004.
28. D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim, and K. Flautner, "Razor: Circuit-level correction of timing errors for low-power operation," IEEE Micro, vol. 24, no. 6, pp. 10-20, Nov./Dec. 2004. (Pubitemid 40377382)
29. M. A. Makhzan, A. Khajeh, A. Eltawil, and F. Kurdahi, "Limits on voltage scaling for caches utilizing fault tolerant techniques," in Proc. ICCD, 2007, pp. 488-495.
30. G. Varatkar and N. Shanbhag, "Energy-efficient motion estimation using error-tolerance," in ISLPED, 2006, pp. 113-118. (Pubitemid 46609720)
31. N. Banerjee, G. Karakonstantis, and K. Roy, "Process variation tolerant low power DCT architecture," in Proc. DATE, 2007, pp. 1-6. (Pubitemid 47334026)
32. K. A. Bowman J. W. Tschanz N. S. Kim J. C. Lee C. B. Wilkerson S.-L. L. Lu T. Karnik V. K. De, "Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance," in ISSCC, 2008, pp. 402-623.
33. D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull, "Razor II: In situ error detection and correction for PVT and SER tolerance," in Proc. ISSCC, 2008, pp. 400-401.
34. C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. Khellah, and S.-L.. Lu, "Trading off cache capacity for reliability to enable low voltage operation," in Proc. ISCA, 2008, pp. 203-214.