메뉴 건너뛰기




Volumn 4, Issue 12, 2012, Pages 7047-7054

High-performance printed carbon nanotube thin-film transistors array fabricated by a nonlithography technique using hafnium oxide passivation layer and mask

Author keywords

carbon nanotube; electrical characteristics; hafnium oxide; passivation; shadow mask patterning; thin film transistor

Indexed keywords

ACTIVE CHANNELS; AMBIENT CONDITIONS; ASSEMBLY TECHNIQUES; DEVICE CHANNEL; DEVICE ISOLATION; DEVICE PERFORMANCE; ELECTRICAL CHARACTERISTIC; EXTERNAL ENVIRONMENTS; FABRICATED DEVICE; LARGE-SCALE APPLICATIONS; LARGE-SCALE FABRICATION; METAL ELECTRODES; NANOTUBE DEPOSITION; ON/OFF RATIO; OXIDE PASSIVATION LAYER; OXYGEN PLASMA ETCHING; PARALLEL METHOD; PASSIVATING LAYER; PATTERNING METHODS; PATTERNING PROCESS; PRINTED ELECTRONICS; PROTECTED AREAS; SHADOW MASK; SHADOW MASKING; WAFER SUBSTRATES;

EID: 84871667411     PISSN: 19448244     EISSN: 19448252     Source Type: Journal    
DOI: 10.1021/am302431e     Document Type: Article
Times cited : (12)

References (50)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.